Analog Devices Inc./Maxim Integrated DS1231S-20N
- Part No.:
- DS1231S-20N
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1231S-20N.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,229
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1231S-20N from Maxim Integrated (now Analog Devices) is a precision power monitor IC that detects impending power failure by monitoring both high-voltage input (IN) and +5V supply (VCC), generating NMI and dual RST signals to enable orderly processor shutdown and automatic restart. It supports 5% VCC threshold detection (TOL = GND), operates from 4.5V to 5.5V, delivers 100 ns VCC-to-RST propagation delay, and requires no external capacitors. Used in industrial control systems with linear or switching power supplies.
For engineers reviewing the DS1231S-20N datasheet, DS1231S-20N pinout, DS1231S-20N application, or DS1231S-20N equivalent, key selection considerations include its dual-reset outputs (active-high and open-drain), selectable 5%/10% VCC trip thresholds, high-impedance or current-source IN pin configuration, and compatibility with opto-isolated AC line sensing for early power-loss warning.
Technical Context
The DS1231S-20N integrates two independent comparators: one monitors VCC against a temperature-compensated reference to assert RST/RST at 4.75V (–5% threshold) when TOL = GND, and another monitors the IN pin-configured as high-impedance (VTP– = 2.3V, Mode = VCC) or 30 µA current source (VTP+ = 2.5V, Mode = GND). Its digital sampler and delay logic ensure noise-immune hysteresis (±60 mV) and precise timing alignment between NMI assertion and final reset.
On power-up, DS1231S-20N holds RST/RST active for ≥150 ms to allow supply stabilization; on power-down, it triggers NMI first (tIPU = 200 µs), then RST/RST (tRPD = 100 ns) just before hold-up time exhaustion. The device supports UL-approved opto-isolator interfacing via Mode = GND and tolerates input voltages up to 5V on Pin 1, with absolute max ratings of –0.5V to +7.0V on VCC and –0.5V to VCC+0.5V on I/O pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Threshold | 4.75V (–5% of 5V) when TOL = GND; enables reliable reset initiation before supply collapse |
| IN Trip Voltage (Mode = VCC) | 2.3V (VTP–); high-impedance input allows resistor-divider sensing of AC-derived voltage points |
| VCC-to-RST Propagation Delay | 100 ns; ensures microprocessor halts within one clock cycle of VCC violation |
| Power-Up Reset Duration | ≥150 ms; guarantees stable VCC before releasing RST/RST to prevent boot failure |
| Operating Current | 0.5–2.0 mA; low quiescent draw supports energy-sensitive embedded systems |
| Input Hysteresis | ±60 mV; prevents false NMI triggering during noisy power transients |
| Supply Voltage Range | 4.5V to 5.5V; compatible with standard TTL/CMOS 5V systems without regulation overhead |
Pinout & Package
DS1231S-20N is housed in a 16-pin SOIC (300-mil) surface-mount package with 0.050" lead pitch and JEDEC MS-013AC compliance. Pin 1 is IN; Pins 5 and 6 are RST (active-high) and RST (open-drain); Pin 7 is NMI; Pin 3 is TOL; Pin 2 is MODE; Pins 4, 8, 11, 13, and 15 are NC; Pin 9 is VCC; Pin 16 is GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | High-voltage sense input | Configurable as 2.3V threshold (Mode = VCC) or 30 µA current source (Mode = GND) for early AC-line or isolated DC monitoring |
| 2 (MODE) | Input configuration selector | Determines IN pin behavior: high-Z voltage comparator or current-source interface for opto-isolators |
| 3 (TOL) | VCC threshold select | GND selects –5% (4.75V); VCC selects –10% (4.5V) trip point for flexible brownout response |
| 4, 8, 11, 13, 15 (NC) | No connection | Unused internal nodes; must remain unconnected per design |
| 5 (RST) | Active-high reset output | Drives high to halt CPU; requires no pull-up; asserts synchronously with VCC violation |
| 6 (RST) | Open-drain reset output | Allows wired-OR with other system resets; requires external pull-up to VCC or another rail |
| 7 (NMI) | Non-maskable interrupt | Signals imminent power loss to firmware for last-chance data save or state capture |
| 9 (VCC) | +5V supply input | Primary power rail; powers internal reference and comparators; monitored for regulation integrity |
| 16 (GND) | Analog/digital ground | Common return path for all internal circuits; must be low-impedance and separated from noisy digital grounds |
Key Features
| Feature | Design Value |
|---|---|
| Dual reset outputs (RST & RST) | Enables simultaneous hard reset and flexible system-level reset coordination via open-drain bus |
| Selectably accurate VCC monitoring | 5% or 10% threshold tolerance (via TOL pin) matches varying power supply hold-up time requirements |
| Configurable input sensing (IN/MODE) | Supports either high-impedance AC-line dividers or current-driven opto-isolator interfaces for isolation-critical designs |
| Automatic power-up reset timing | Guaranteed ≥150 ms reset hold eliminates need for external RC timing components |
| Integrated temperature-compensated reference | Maintains ±5% VCC trip accuracy over 0°C to 70°C ambient, ensuring consistent brownout response |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
Use Scenario: AC mains interruption during real-time patient data acquisition. IC Role / Device Role / Timing Role: DS1231S-20N monitors rectified AC voltage pre-regulation and asserts NMI 200 µs before VCC dropout, enabling firmware to flush buffered sensor data to nonvolatile memory. Use Value: Prevents corruption of critical diagnostic logs by guaranteeing >100 µs of valid VCC after NMI for EEPROM write completion. |
Use Scenario: Unplanned power loss during MRI image reconstruction. IC Role / Device Role / Timing Role: DS1231S-20N uses Mode = GND to drive a UL-approved opto-isolator from the AC primary side, detecting zero-crossing collapse before secondary-side regulators fail. Use Value: Provides earliest possible warning (up to 10 ms ahead of VCC failure) to preserve partially reconstructed DICOM images in battery-backed RAM. |
| Telecom Base Station Power Management | Automotive Test Bench Controller |
Use Scenario: Brownout event during LTE baseband processing. IC Role / Device Role / Timing Role: DS1231S-20N's dual RST outputs coordinate FPGA configuration freeze and DSP core shutdown while holding communication interfaces active until final reset. Use Value: Eliminates packet loss and handshake errors by maintaining UART/SPI bus integrity until the last valid clock edge. |
Use Scenario: Generator test load cycling causing repeated 5V rail sag. IC Role / Device Role / Timing Role: DS1231S-20N monitors switched 5V DC output from an automotive-grade DC-DC converter, asserting RST only after sustained <4.75V for >100 ns to reject transient spikes. Use Value: Avoids spurious reboots during normal engine cranking events while ensuring deterministic shutdown during actual battery failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power monitor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX690SAA+ | Single RST output; no NMI; fixed 4.65V reset threshold; no MODE-configurable IN pin | Lacks early-warning interrupt capability and isolated AC sensing flexibility | Choose for cost-sensitive 5V systems requiring only basic reset without firmware intervention |
| TPS3823-50DBVR | Single open-drain RST; 5% threshold; no IN pin or NMI; includes manual reset input | Cannot monitor upstream AC/DC conversion stages; limited to VCC-only supervision | Prefer when board space is constrained and only VCC brownout protection is needed |
Compared with MAX690SAA+ and TPS3823-50DBVR, DS1231S-20N uniquely provides both early NMI warning and dual-reset coordination, enabling deterministic firmware-controlled shutdown - essential for systems where data integrity depends on precise timing between power-failure detection and processor halt.
Availability
DS1231S-20N is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, and telecom infrastructure requiring stable component supply, long-term lifecycle support, and guaranteed traceability for safety-critical deployments.
Supply support for DS1231S-20N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog and mixed-signal ICs for industrial, medical, and communications applications, emphasizing reliability, low power, and integration.
The DS1231S-20N belongs to Maxim's Power Monitoring family, engineered specifically to replace discrete reset circuits in 5V microprocessor systems while adding intelligent, multi-stage power-failure response - not just reset generation but predictive warning and coordinated shutdown.
FAQ
What is the function of the MODE pin on the DS1231S-20N?
The MODE pin on the DS1231S-20N configures the IN pin's electrical behavior: when tied to VCC, IN becomes a high-impedance (≤0.1 µA) 2.3V threshold comparator ideal for resistor-divider AC sensing; when grounded, IN sources 30 µA to drive opto-isolator LEDs, enabling isolated high-voltage monitoring. This dual-mode capability makes DS1231S-20N adaptable to both direct and isolated power-failure detection topologies without external components.
How does the DS1231S-20N differ from standard reset ICs like the MAX809?
Unlike basic reset ICs such as the MAX809-which only monitor VCC and assert a single reset-the DS1231S-20N adds an independent high-voltage IN pin with configurable sensing, generates both NMI and dual RST outputs, and implements intelligent timing sequencing (NMI first, then RST) to enable firmware-controlled shutdown. DS1231S-20N also replaces power-up reset circuitry with built-in ≥150 ms timing, eliminating external RC networks required by simpler supervisors.
Can the DS1231S-20N be used with a 3.3V system?
No-the DS1231S-20N is specified only for 4.5V to 5.5V operation and monitors a 5V VCC rail; its internal reference, comparators, and output drivers are designed for TTL/CMOS 5V logic levels. Using it with a 3.3V supply violates absolute maximum ratings and will result in incorrect trip thresholds and potential damage. For 3.3V systems, consider purpose-built supervisors like the MAX6369 or TPS3808.
What is the purpose of the two RST outputs on the DS1231S-20N?
The DS1231S-20N provides RST (active-high, push-pull) and RST (open-drain) to support different system-level reset architectures: RST directly drives a microprocessor's synchronous reset input, while RST allows wired-OR connection with other system resets (e.g., watchdog or manual reset) on a shared bus. This dual-output design enables flexible reset coordination without additional logic, and DS1231S-20N ensures both signals activate simultaneously within 100 ns of VCC violation.
Does the DS1231S-20N require external passive components for basic operation?
No-DS1231S-20N requires no external capacitors or resistors for core functionality: its internal reference, timing delays, and hysteresis are fully integrated. Only application-specific components are needed: a pull-up resistor on RST (per datasheet note), and optional voltage-divider resistors on IN when using Mode = VCC. This eliminates BOM count and layout complexity compared to discrete supervisor solutions, making DS1231S-20N a true drop-in replacement for legacy reset circuits.
DS1231S-20N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V, 4.62V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 150ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1231S-20N FAQ
1.How can I place an order for DS1231S-20N through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1231S-20N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1231S-20N reliable?
The price and inventory of DS1231S-20N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1231S-20N is usually 5 days.
3.What payment methods are accepted for DS1231S-20N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1231S-20N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1231S-20N?
DS1231S-20N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1231S-20N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1231S-20N?
For technical support, including DS1231S-20N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1231S-20N requirements.
6.How does Aetrix verify that DS1231S-20N is sourced from the original manufacturer or authorized distributors?
All DS1231S-20N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1231S-20N meets industry standards.
7.What is the process for return or replacement of DS1231S-20N?
All DS1231S-20N units undergo pre-shipment inspection (PSI). If there is an issue with DS1231S-20N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1231S-20N part is unused and in its original packaging.
Return procedure for DS1231S-20N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1231S-20N Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

