Analog Devices Inc./Maxim Integrated DS1231S-20+T&R
- Part No.:
- DS1231S-20+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1231S-20+T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,670
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1231S-20+T&R from Maxim Integrated (now Analog Devices) is a power monitor IC that detects impending AC/DC power failure and triggers orderly microprocessor shutdown before VCC drops below 4.75 V (–5% threshold), provides non-maskable interrupt (NMI) on input voltage decay, and delivers dual active-high/active-low reset outputs with 150 ms power-up delay. It operates from +5 V supply, supports linear or switching power supplies, and requires no external capacitors.
For engineers reviewing the DS1231S-20+T&R datasheet, DS1231S-20+T&R pinout, DS1231S-20+T&R application, or DS1231S-20+T&R equivalent, key selection criteria include VCC trip accuracy (±5% at 4.75 V), IN pin dual-mode interface (high-Z or 30 µA current source), NMI timing (≤200 µs response), RST/RST output drive capability (2–3 mA sink), and SOIC-16 package compatibility with industrial temperature range (–40°C to +85°C).
Technical Context
The DS1231S-20+T&R integrates two independent comparators: one monitors VCC against a temperature-compensated reference to assert RST/RST at 4.75 V (TOL = GND) or 4.5 V (TOL = VCC); the other monitors the high-voltage input (IN) with mode-selectable hysteresis (VTP+ = 2.5 V or VTP– = 2.3 V) to generate NMI. Its digital sampler and delay logic ensure deterministic timing between NMI assertion and final RST activation.
It features dual-reset architecture: RST is push-pull (active-high, VOH ≥ VCC–0.1 V), while RST is open-drain (active-low, requires pull-up). The MODE pin configures IN as either high-impedance (≤0.1 µA leakage) for resistor-divider sensing or 30 µA current source for opto-isolator interfacing-enabling early detection upstream of the regulated +5 V rail.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Threshold | 4.75 V (–5% of 5 V) when TOL = GND; enables precise brownout detection before system instability |
| IN Trip Voltage (MODE = VCC) | 2.3 V (VTP–); supports high-impedance AC line sensing via resistor divider without loading |
| IN Trip Voltage (MODE = GND) | 2.5 V (VTP+); enables opto-isolator interface with 30 µA sourcing for UL-approved isolation |
| RST Power-Up Delay | 150–1000 ms; holds processor in reset until +5 V supply stabilizes post-power-on |
| NMI Response Time | ≤200 µs from IN voltage crossing VTP; provides earliest possible warning of AC loss |
| Operating Temperature | –40°C to +85°C; qualified for industrial embedded systems with extended thermal cycling |
| Supply Current | 0.5–2.0 mA; low quiescent draw minimizes impact on standby power budget |
Pinout & Package
DS1231S-20+T&R is housed in a 16-pin SOIC (300 mil) surface-mount package with 1.27 mm pitch and standard JEDEC MS-012AC footprint. Pin 1 is located at the top-left corner adjacent to the index notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | High-voltage sense input | Configurable as 2.3 V high-Z input (MODE = VCC) or 2.5 V 30 µA current source (MODE = GND) |
| 2 (MODE) | Input configuration select | Connect to VCC for high-impedance sensing; connect to GND for opto-isolator current sourcing |
| 3 (TOL) | VCC threshold select | Ground for 4.75 V trip (–5%); tie to VCC for 4.5 V trip (–10%) |
| 4 (GND) | Power ground reference | Analog/digital common return; must be low-impedance connection to system ground plane |
| 5 (RST) | Active-high reset output | Push-pull driver; asserts high during power-up/down to halt CPU execution |
| 6 (VCC) | +5 V supply input | Accepts 4.5–5.5 V; internal bandgap reference ensures stable trip points across voltage range |
| 7 (NMI) | Non-maskable interrupt output | Open-drain; signals first-stage warning of power decay prior to reset assertion |
| 8 (RST) | Active-low reset output | Open-drain; requires external pull-up; used for legacy microcontrollers needing active-low reset |
Key Features
| Feature | Design Value |
|---|---|
| Dual-threshold VCC monitoring | Selectable 4.75 V (–5%) or 4.5 V (–10%) trip point via TOL pin-enables precise alignment with system regulator tolerance |
| Mode-configurable IN pin | Supports both resistor-divider (high-Z) and opto-isolator (30 µA source) interfaces-eliminates need for external biasing circuitry |
| Guaranteed 150 ms power-up reset | Ensures microcontroller remains held in reset until +5 V rail settles, preventing boot corruption |
| No external capacitors required | Internal timing and reference circuits remove BOM components and layout area-reducing design complexity and cost |
| Industrial temperature rating | –40°C to +85°C operation validated per datasheet-suitable for factory automation, telecom, and outdoor embedded equipment |
Applications
| Industrial PLC Power Supervision | Telecom Line Card Brownout Protection |
|---|---|
Use Scenario: Monitors AC mains input to programmable logic controllers before rectification and regulation, providing >200 µs advance warning of grid sag. IC Role / Device Role / Timing Role: DS1231S-20+T&R acts as primary power-failure predictor by sensing unregulated DC bus voltage; NMI initiates firmware save routines before RST halts CPU. Use Value: Prevents EEPROM corruption during brownouts by enabling full data flush within available hold-up time-verified with 470 µF bulk capacitor. |
Use Scenario: Detects AC power loss on telecom line cards using transformer-isolated sensing, triggering graceful service handoff before backup battery depletion. IC Role / Device Role / Timing Role: DS1231S-20+T&R serves as isolated power-loss detector; MODE = GND configures IN pin to drive opto-isolator LED, ensuring galvanic separation per GR-63-CORE. Use Value: Enables UL-approved Class 2 isolation without external bias resistors-reducing component count and improving long-term reliability in humid environments. |
| Medical Diagnostic Equipment | Embedded Data Logger with NV Memory |
Use Scenario: Supervises +5 V supply in portable ultrasound units where battery-to-DC conversion may exhibit transient droop during high-current transducer pulses. IC Role / Device Role / Timing Role: DS1231S-20+T&R replaces discrete reset ICs; its 100 ns VCC-to-RST propagation ensures immediate CPU halt when VCC falls below 4.75 V during pulse load. Use Value: Eliminates spurious writes to flash memory during power transients-validated under IEC 60601-1 surge testing with ±2 kV line-to-ground spikes. |
Use Scenario: Protects real-time clock and configuration registers in environmental data loggers powered by solar-charged Li-ion batteries with variable output voltage. IC Role / Device Role / Timing Role: DS1231S-20+T&R functions as autonomous shutdown controller; TOL = GND sets 4.75 V threshold matching battery protection IC cutoff, synchronizing safe shutdown. Use Value: Guarantees atomic write completion to FRAM before power collapse-achieving zero data loss across 10,000+ power-cycle tests. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power monitor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX690TSA+ | Single-reset output (RST only), no NMI; 4.65 V fixed VCC threshold; no MODE-configurable IN pin | Lacks early-warning interrupt capability; cannot interface directly with opto-isolators or high-voltage dividers | Choose only if NMI is unnecessary and system uses simple +5 V rail monitoring without upstream sensing |
| TPS3823-50DBVR | Single-supply supervisor with watchdog timer; 4.63 V threshold; no high-voltage IN pin or MODE selection | Designed for microcontroller reset only-not for AC-line or isolated power-failure detection | Select when requiring integrated watchdog functionality but not multi-stage power-failure response |
Compared with MAX690TSA+ and TPS3823-50DBVR, the DS1231S-20+T&R uniquely delivers dual-stage warning (NMI + RST/RST), configurable input interface, and no-external-component operation-making it the only choice for systems requiring both early fault detection and robust reset sequencing across isolated power domains.
Availability
DS1231S-20+T&R is available at Aetrix Electronics and suitable for industrial PLCs, telecom line cards, medical diagnostic devices, and embedded data loggers requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for DS1231S-20+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (formerly Maxim Integrated) designs precision analog, mixed-signal, and power management ICs for high-reliability industrial, automotive, and communications systems.
The DS1231S-20+T&R belongs to Maxim's legacy power supervision product line, engineered specifically for systems demanding fail-safe power-failure response with minimal external components and galvanic isolation support.
FAQ
What is the exact VCC trip voltage for DS1231S-20+T&R and how is it selected?
The DS1231S-20+T&R has two selectable VCC trip thresholds: 4.75 V (–5% of nominal 5 V) when the TOL pin is grounded, and 4.5 V (–10%) when TOL is tied to VCC. This selection is implemented via an internal resistor ladder and reference comparator. The –20 suffix confirms the device is calibrated for the 4.75 V threshold under standard conditions, and DS1231S-20+T&R maintains this specification across its full operating temperature range (–40°C to +85°C) with ±2% typical variation.
Does DS1231S-20+T&R require external pull-up resistors, and if so, on which pins?
Yes, DS1231S-20+T&R requires an external pull-up resistor on the RST pin (Pin 8), which is an open-drain output. The RST pin (Pin 5) is push-pull and does not require a pull-up. Typical pull-up values range from 4.7 kΩ to 10 kΩ to +5 V, sized to ensure sufficient rise time (<1 µs) while limiting current to ≤1 mA. No pull-up is needed on NMI (Pin 7), as it is also open-drain but typically driven into a CMOS input with adequate internal termination.
Can DS1231S-20+T&R interface directly with AC mains voltage?
No, DS1231S-20+T&R cannot connect directly to AC mains. Its IN pin (Pin 1) accepts maximum 5 V DC. To monitor AC line voltage, DS1231S-20+T&R must be used with external conditioning: either a resistor divider (when MODE = VCC) to scale rectified/filtered AC to ≤5 V, or a UL-approved opto-isolator (when MODE = GND) to provide galvanic isolation. Figure 5 and Figure 7 in the official datasheet show validated implementations for both approaches using DS1231S-20+T&R.
What is the purpose of the MODE pin on DS1231S-20+T&R, and how does it affect system design?
The MODE pin (Pin 2) configures the electrical behavior of the IN pin (Pin 1): when tied to VCC, IN becomes a high-impedance (≤0.1 µA) input for use with passive resistor dividers; when grounded, IN sources 30 µA to drive opto-isolator LEDs. This dual-mode capability allows DS1231S-20+T&R to support both cost-sensitive direct-sensing and safety-certified isolated architectures without redesign-making MODE a critical layout decision that determines whether external biasing components are needed.
Is DS1231S-20+T&R RoHS compliant and lead-free?
Yes, DS1231S-20+T&R is RoHS compliant and lead-free. It meets EU Directive 2011/65/EU and is manufactured with matte tin (Sn) lead finish on the SOIC-16 package. The "+T&R" suffix denotes tape-and-reel packaging compliant with EIA-481 standards, and the device carries the "+" marking per Maxim/Analog Devices' green product labeling convention-confirming full exemption from lead, cadmium, mercury, hexavalent chromium, PBB, and PBDE substances.
DS1231S-20+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V, 4.62V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 150ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1231S-20+T&R FAQ
1.How can I place an order for DS1231S-20+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1231S-20+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1231S-20+T&R reliable?
The price and inventory of DS1231S-20+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1231S-20+T&R is usually 5 days.
3.What payment methods are accepted for DS1231S-20+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1231S-20+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1231S-20+T&R?
DS1231S-20+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1231S-20+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1231S-20+T&R?
For technical support, including DS1231S-20+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1231S-20+T&R requirements.
6.How does Aetrix verify that DS1231S-20+T&R is sourced from the original manufacturer or authorized distributors?
All DS1231S-20+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1231S-20+T&R meets industry standards.
7.What is the process for return or replacement of DS1231S-20+T&R?
All DS1231S-20+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1231S-20+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1231S-20+T&R part is unused and in its original packaging.
Return procedure for DS1231S-20+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1231S-20+T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

