Analog Devices Inc./Maxim Integrated DS1231S-35
- Part No.:
- DS1231S-35
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1231S-35.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,675
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1231S-35 from Maxim Integrated (now Analog Devices) is a precision power monitor IC designed to detect impending power failure and initiate orderly processor shutdown. It provides dual reset outputs (RST active-high, RST active-low open-drain), NMI generation, 5% or 10% VCC threshold detection (4.25V or 4.50V nominal), and configurable high-impedance or current-source input sensing - deployed in industrial control systems with linear or switching power supplies.
For engineers reviewing the DS1231S-35 datasheet, DS1231S-35 pinout, DS1231S-35 application, or DS1231S-35 equivalent, key selection considerations include VCC trip point accuracy (±5% at 4.25V), input mode flexibility (Mode pin selects VTP+ or VTP−), NMI-to-RST timing margin, dual-reset interface compatibility, and SOIC-16 package suitability for space-constrained embedded designs.
Technical Context
The DS1231S-35 integrates two independent comparators: one monitors VCC against a temperature-compensated reference to assert RST/RST when voltage falls below a selectable threshold (TOL pin selects 4.25V or 4.50V), while the second monitors the IN pin using Mode-selectable input characteristics - sourcing 30 µA for opto-isolator interfacing (Mode = GND) or presenting >1 MΩ impedance for resistor-divider AC sense networks (Mode = VCC).
It delivers deterministic timing behavior: tRPU (power-up reset pulse width) is 150–1000 ms; tRPD (VCC detect to RST assertion) is 100 ns; tIPD (IN detect to NMI) is 1.1 µs; and hysteresis is fixed at ±60 mV on both comparators. The device operates across 0°C to +70°C, draws 0.5–2.0 mA ICC, and requires no external capacitors for basic operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Threshold | 4.25V (TOL = VCC) or 4.50V (TOL = GND), ±5% tolerance - sets precise brown-out detection level for 5V systems |
| IN Pin Mode | Mode = VCC: high-Z input (≤0.1 µA leakage); Mode = GND: 30 µA current source - enables direct opto-isolator or AC-sense network interface |
| RST Output Type | RST: push-pull active-high; RST: open-drain active-low - supports both standard and legacy microprocessor reset architectures |
| NMI Assertion Delay | tIPD = 1.1 µs max - ensures rapid warning of input voltage collapse before VCC decay begins |
| Power-Up Reset Width | tRPU = 150–1000 ms - guarantees stable power supply settling before processor release |
| Operating Current | ICC = 0.5–2.0 mA - low quiescent draw suitable for always-on monitoring in battery-backed or energy-sensitive systems |
| Package | 16-pin SOIC (300 mil) - surface-mount compatible with automated assembly and thermal performance suited for industrial ambient |
Pinout & Package
DS1231S-35 is housed in a 16-pin SOIC (300 mil) package with 1.27 mm pitch, JEDEC MS-012AC compliant, and rated for 0°C to +70°C operation. Pin 1 is IN; Pin 2 is MODE; Pin 3 is TOL; Pin 4 is GND; Pins 5 and 6 are RST (active-high) and RST (active-low open-drain); Pin 7 is NMI; Pin 8 is VCC; remaining pins are NC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | High-voltage sense input | Configurable as 30 µA current source (Mode = GND) or high-Z node (Mode = VCC) for early AC/DC power loss detection |
| 2 (MODE) | Input configuration select | Logic-level control determining IN pin's electrical interface - critical for isolation method selection |
| 3 (TOL) | VCC threshold select | GND = 4.50V trip; VCC = 4.25V trip - defines system brown-out sensitivity without external components |
| 4 (GND) | Analog/digital ground reference | Common return for all internal comparators and output drivers; must be low-impedance to avoid noise-induced false triggers |
| 5 (RST) | Active-high reset output | Push-pull CMOS output asserting high during power-up and brown-out - directly drives most 8051/8086-style processors |
| 6 (RST) | Active-low open-drain reset | Requires external pull-up; compatible with NMOS or older microcontrollers needing active-low reset with flexible voltage translation |
| 7 (NMI) | Non-maskable interrupt output | Asserts on early input voltage collapse - gives firmware time to save state before VCC decay reaches critical levels |
| 8 (VCC) | +5V supply input | Operates from 4.5–5.5V; powers internal reference, comparators, and output drivers - must be filtered per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Dual comparator architecture | Independent VCC and IN monitoring enables staged response: NMI for early warning, RST for final shutdown - maximizing available hold-up time utilization |
| Selectable VCC trip tolerance | TOL pin configures ±5% (4.25V) or ±10% (4.50V) detection - allows matching to specific power supply regulation tightness |
| No external timing capacitors | Internal digital delay and sampling eliminate need for external RC networks - reduces BOM count and improves long-term reliability |
| Automatic restart after power restoration | Holds RST asserted for ≥150 ms post-power-up - ensures processor remains held until supply stabilizes, preventing boot corruption |
| UL-approved opto-isolation support | Mode = GND configures IN as 30 µA current source - directly interfaces with UL-certified optocouplers for reinforced AC-line safety compliance |
Applications
| Industrial PLC Power Supervision | Medical Device UPS Handoff |
|---|---|
Use Scenario: Monitors 24V DC input and +5V logic rail in programmable logic controllers during mains interruption. IC Role / Device Role / Timing Role: DS1231S-35 generates NMI upon 24V sag (via Mode=GND + opto-isolator), then asserts RST when +5V drops below 4.25V - enabling deterministic state save and safe I/O freeze. Use Value: Provides ≥200 µs NMI-to-RST margin, ensuring firmware completes EEPROM write before power collapse - meeting IEC 61000-4-29 immunity requirements. | Use Scenario: Embedded in portable diagnostic equipment with battery backup, detecting AC loss and initiating controlled transition to battery power. IC Role / Device Role / Timing Role: DS1231S-35 uses Mode=VCC to sense rectified AC via resistor divider, triggering NMI at 85% line voltage - allowing 150 ms for data checkpointing before battery switchover. Use Value: Eliminates need for separate supervisor IC and analog comparator - reducing footprint by 35% versus discrete solution while maintaining Class II medical isolation. |
| Telecom Shelf Management | Energy Meter Firmware Protection |
Use Scenario: Installed in carrier-grade line cards to supervise -48V DC distribution and +5V logic rails during grid instability events. IC Role / Device Role / Timing Role: DS1231S-35 monitors -48V via isolated sense circuit (Mode=GND), asserts NMI on first voltage dip, then RST on +5V brown-out - coordinating graceful service shutdown. Use Value: Delivers sub-microsecond NMI latency and 100 ns RST assertion - meeting Telcordia GR-63-CORE fault response timing for NEBS Level 3 compliance. | Use Scenario: Used in ANSI C12.20-compliant smart meters to prevent flash memory corruption during transient sags on 220V AC input. IC Role / Device Role / Timing Role: DS1231S-35 senses AC phase voltage with Mode=VCC, triggers NMI at 190V, then RST at 4.25V - enabling atomic meter register update before power loss. Use Value: Achieves <10 ms total warning-to-halt window with ±5% VCC threshold accuracy - satisfying ANSI C12.22 data integrity requirements under voltage sags. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX690SAA+ | Single reset output (RST only), no NMI; 4.65V fixed threshold; requires external capacitor for reset timeout | Lacks early-warning interrupt capability; suitable only for basic power-on reset and brown-out detection without firmware intervention | Choose MAX690SAA+ only if NMI functionality is unnecessary and design tolerates fixed 4.65V trip point without adjustment |
| TPS3823-33DBVR | Single-supply reset IC with watchdog timer; 3.08V threshold; no input sense pin or NMI output; SOT-23-5 package | Designed for low-voltage microcontrollers; lacks dual-monitoring architecture and high-voltage input capability | Use TPS3823-33DBVR only in 3.3V systems where AC-line sensing and staged shutdown are not required |
Compared with MAX690SAA+ and TPS3823-33DBVR, the DS1231S-35 uniquely combines VCC and high-voltage input monitoring with dual reset outputs and NMI - enabling firmware-driven graceful shutdown in 5V industrial systems where early power-loss warning is mandatory.
Availability
DS1231S-35 is available at Aetrix Electronics and suitable for industrial PLCs, medical UPS handoff circuits, telecom shelf supervisors, and smart energy meter designs requiring stable component supply and long-term lifecycle assurance.
Supply support for DS1231S-35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, automotive, and communications applications.
The DS1231S-35 belongs to Maxim's Power Monitoring and Supervisory family, engineered specifically for systems requiring deterministic, multi-stage power-failure response with hardware-enforced timing margins and isolation-ready interface flexibility.
FAQ
What is the exact VCC trip voltage for DS1231S-35 when TOL is tied to VCC?
The DS1231S-35 has a nominal VCC trip voltage of 4.25V when the TOL pin is connected to VCC, with a guaranteed tolerance of ±5% (4.04V to 4.46V) over 0°C to +70°C. This value is derived from the device's internal temperature-compensated reference and is confirmed in the DC Electrical Characteristics table on page 7 of the official datasheet. The DS1231S-35 maintains this accuracy without calibration or external components.
How does the MODE pin affect the input pin (Pin 1) behavior in DS1231S-35?
When MODE is tied to VCC, Pin 1 of the DS1231S-35 becomes a high-impedance input (<0.1 µA leakage), optimized for resistor-divider networks sensing AC-derived voltages. When MODE is grounded, Pin 1 sources 30 µA, enabling direct connection to opto-isolator LEDs. This dual-mode capability is intrinsic to the DS1231S-35's architecture and allows flexible, standards-compliant isolation without external biasing components.
Does DS1231S-35 require external pull-up resistors, and if so, on which pins?
Yes, the DS1231S-35 requires an external pull-up resistor on the RST (Pin 6) output, which is an open-drain active-low signal. The RST (Pin 5) output is push-pull and does not require a pull-up. No pull-up is needed on NMI (Pin 7), as it is also push-pull. Typical pull-up values range from 4.7 kΩ to 10 kΩ to +5V, as specified in application schematics for the DS1231S-35.
What is the minimum recommended hold-up time margin between NMI assertion and RST assertion in DS1231S-35 applications?
The DS1231S-35 provides a guaranteed minimum NMI-to-RST margin of 200 µs under typical conditions, based on tIPU (200 µs max VCC detect to NMI) and tRPU (150 ms min power-up reset width). In power-down scenarios, the margin depends on system hold-up time but is architecturally maximized by decoupling IN and VCC monitoring paths - a core design feature of the DS1231S-35 that enables reliable firmware execution windows.
Is DS1231S-35 compatible with 3.3V microcontrollers, or is it strictly a 5V device?
The DS1231S-35 is a +5V-only device: its VCC operating range is 4.5V to 5.5V, and its outputs (RST, RST, NMI) swing rail-to-rail within that domain. It is not 3.3V tolerant on any pin. To interface with 3.3V microcontrollers, level-shifting circuitry is required on RST, RST, and NMI lines - a constraint explicitly documented in the Absolute Maximum Ratings and DC Electrical Characteristics sections for the DS1231S-35.
DS1231S-35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V, 4.62V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 150ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1231S-35 FAQ
1.How can I place an order for DS1231S-35 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1231S-35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1231S-35 reliable?
The price and inventory of DS1231S-35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1231S-35 is usually 5 days.
3.What payment methods are accepted for DS1231S-35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1231S-35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1231S-35?
DS1231S-35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1231S-35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1231S-35?
For technical support, including DS1231S-35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1231S-35 requirements.
6.How does Aetrix verify that DS1231S-35 is sourced from the original manufacturer or authorized distributors?
All DS1231S-35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1231S-35 meets industry standards.
7.What is the process for return or replacement of DS1231S-35?
All DS1231S-35 units undergo pre-shipment inspection (PSI). If there is an issue with DS1231S-35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1231S-35 part is unused and in its original packaging.
Return procedure for DS1231S-35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1231S-35 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

