Analog Devices Inc./Maxim Integrated DS1231S-35/T&R
- Part No.:
- DS1231S-35/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1231S-35/T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,965
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1231S-35/T&R from Maxim Integrated (now Analog Devices) is a power monitor IC that detects impending power failure and initiates orderly processor shutdown before VCC drops below 4.25 V (–35% tolerance setting), provides dual active-high/active-low reset outputs, and generates non-maskable interrupt on input voltage decay. It operates from +5 V supply, supports both high-impedance and current-source input modes, and requires no external capacitors.
For engineers reviewing the DS1231S-35/T&R datasheet, DS1231S-35/T&R pinout, DS1231S-35/T&R application, or DS1231S-35/T&R equivalent, key selection criteria include VCC trip threshold accuracy (±2%, typ.), NMI propagation delay (1.1 µs), RST assertion timing (150–1000 ms power-up delay), and compatibility with linear or switching power supplies in embedded systems requiring fail-safe memory protection.
Technical Context
The DS1231S-35/T&R integrates two independent comparators: one monitors VCC against a temperature-compensated reference to assert RST/RST at 4.25 V (TOL = VCC), the other monitors IN pin voltage with hysteresis (±60 mV) and mode-selectable input characteristics (2.15 V trip when MODE = VCC; 2.5 V when MODE = GND). Both comparators feed digital samplers and delay logic to ensure noise-immune, deterministic timing.
Its internal architecture includes a precision bandgap reference, digital delay blocks for controlled reset assertion timing, and open-drain RST output with push-pull RST. The device supports dual power-fail detection paths-direct high-voltage sensing via resistor divider (MODE = VCC) or opto-isolated AC line monitoring (MODE = GND)-enabling early warning up to hundreds of milliseconds before VCC dropout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Threshold | 4.25 V (TOL = VCC), ±2% typical - ensures reset activation before 5 V rail falls below 4.25 V, protecting SRAM/NVRAM during brownout |
| IN Trip Voltage (MODE = VCC) | 2.15 V (–35 variant), ±60 mV hysteresis - enables precise high-impedance AC line sensing with minimal loading |
| RST Power-Up Delay | 150–1000 ms - holds microprocessor in reset until power stabilizes, eliminating boot instability |
| NMI Propagation Delay | 1.1 µs - delivers fast, deterministic power-fail interrupt to allow immediate firmware response |
| Supply Current | 0.5–2.0 mA - low quiescent draw suitable for always-on monitoring in battery-backed systems |
| Operating Temperature | 0°C to +70°C - validated for commercial-grade industrial control and computing applications |
| Input Leakage (MODE = VCC) | ≤0.1 µA - preserves signal integrity in high-impedance voltage divider networks |
Pinout & Package
DS1231S-35/T&R is supplied in a 16-pin SOIC (300 mil) surface-mount package with 1.27 mm pitch. Pin 1 is located at the top-left corner adjacent to the notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | High-voltage sense input | Accepts scaled AC/DC voltage; trip point = 2.15 V (–35) with 60 mV hysteresis when MODE = VCC |
| 2 (MODE) | Input configuration select | Connect to VCC for high-Z input (2.15 V trip); connect to GND for 30 µA current-source input (2.5 V trip) |
| 3 (TOL) | VCC threshold select | Connect to VCC for –35% VCC trip (4.25 V); connect to GND for –5% trip (4.75 V) |
| 4 (GND) | Ground reference | Common return for all analog and digital circuitry; must be low-impedance connection |
| 5 (RST) | Active-high reset output | Push-pull CMOS output; asserts high at VCC trip; requires no pull-up |
| 6 (VCC) | +5 V supply input | Operates from 4.5–5.5 V; internal regulation powers reference and comparators |
| 7 (NMI) | Non-maskable interrupt output | Open-drain output; sinks current when IN falls below trip; requires external pull-up |
| 8 (RST) | Active-low reset output | Open-drain output; asserts low at VCC trip; requires external pull-up resistor |
Key Features
| Feature | Design Value |
|---|---|
| Dual VCC trip thresholds | Selectable 4.25 V (–35%) or 4.75 V (–5%) via TOL pin - enables system-level margin tuning without component change |
| Mode-selectable input interface | High-impedance (≤0.1 µA) or 30 µA current-source input - supports direct resistor dividers or UL-approved opto-isolators |
| No external timing capacitors | Internally timed reset assertion and release - eliminates capacitor aging, tolerance, and layout sensitivity |
| Automatic restart after power recovery | Holds RST/RST active until VCC stabilizes >4.75 V for ≥150 ms - prevents premature reboots during power bounce |
| Integrated hysteresis on IN and VCC inputs | ±60 mV on IN; inherent on VCC comparator - rejects noise-induced false triggers during transients |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Power interruption during real-time data acquisition in programmable logic controllers. IC Role / Device Role / Timing Role: DS1231S-35/T&R monitors main 5 V rail and AC input simultaneously, asserting NMI to halt I/O scanning and RST to freeze CPU before memory corruption occurs. Use Value: Provides ≥200 µs NMI-to-RST latency, enabling full register save and EEPROM write completion prior to VCC dropout. |
Use Scenario: Unplanned AC loss during MRI image reconstruction or patient data logging. IC Role / Device Role / Timing Role: DS1231S-35/T&R acts as primary power-fail detector, triggering NMI-driven firmware save routines and holding system in safe state until backup power engages. Use Value: Accurate 4.25 V trip threshold ensures reset activation before 5 V rail falls below 4.3 V, preserving volatile buffer contents. |
| Point-of-Sale Terminal | Network Router with Flash Storage |
|
Use Scenario: Battery-backed transaction terminal experiencing mains failure during credit card processing. IC Role / Device Role / Timing Role: DS1231S-35/T&R senses AC dropout via opto-isolated input (MODE = GND), then asserts RST to prevent partial database writes to EEPROM. Use Value: 30 µA current-source IN pin enables direct opto-coupler interface without bias resistors, reducing BOM count and board space. |
Use Scenario: Enterprise router losing primary power while writing firmware updates to NAND flash. IC Role / Device Role / Timing Role: DS1231S-35/T&R monitors 5 V DC supply and asserts dual RST outputs to halt CPU and disable flash write enable lines synchronously. Use Value: Push-pull RST and open-drain RST outputs allow simultaneous control of processor reset and peripheral isolation with single IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power monitor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX690TSA+ | Single 4.65 V reset threshold; no NMI output; no MODE/TOL pins; requires external capacitor for watchdog timeout | Lacks dual-path detection and programmable trip points; suited only for basic reset generation, not orderly shutdown | Choose MAX690TSA+ only if system requires simple power-on reset without early warning capability |
| TPS3808G33DBVR | Fixed 3.3 V supply monitoring; no high-voltage IN pin; no NMI output; adjustable reset delay via capacitor | Designed for low-voltage SoC monitoring only; cannot interface to AC line or unregulated supplies | Use TPS3808G33DBVR only in 3.3 V systems where high-voltage sensing and NMI signaling are unnecessary |
Compared with MAX690TSA+ and TPS3808G33DBVR, DS1231S-35/T&R uniquely combines VCC and high-voltage input monitoring, dual reset outputs, and programmable thresholds-enabling robust, multi-stage power-fail response in 5 V embedded systems without external timing components.
Availability
DS1231S-35/T&R is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, point-of-sale terminals, and network infrastructure equipment requiring stable component supply and long-term obsolescence management.
Supply support for DS1231S-35/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog and mixed-signal ICs for power management, sensing, and reliability-critical applications.
The DS1231S-35/T&R belongs to Maxim's legacy Power Monitor family, engineered specifically for fail-safe microprocessor systems requiring deterministic power-fail detection, orderly shutdown, and automatic restart-targeting industrial, medical, and telecom equipment.
FAQ
What is the exact VCC trip threshold for DS1231S-35/T&R?
The DS1231S-35/T&R has a nominal VCC trip threshold of 4.25 V when the TOL pin is tied to VCC, corresponding to a –35% deviation from 5.0 V. Per datasheet DS1231/S page 7, the specified range is 4.25 V (min), 4.37 V (typ), and 4.49 V (max) at 0°C to +70°C. This threshold is temperature-compensated and applies directly to the DS1231S-35/T&R variant.
Does DS1231S-35/T&R require external pull-up resistors?
Yes, DS1231S-35/T&R requires an external pull-up resistor on the NMI and RST pins, both of which are open-drain outputs. The RST pin (pin 8) is push-pull and does not require a pull-up. Typical values range from 4.7 kΩ to 10 kΩ to +5 V, selected based on rise time and bus capacitance requirements per the DS1231S-35/T&R datasheet Figure 2 and AC Electrical Characteristics table.
How does the MODE pin affect DS1231S-35/T&R operation?
The MODE pin configures the IN pin (pin 1) behavior: when tied to VCC, DS1231S-35/T&R uses high-impedance sensing with a 2.15 V trip point; when tied to GND, it sources 30 µA for opto-isolator interfacing with a 2.5 V trip point. This dual-mode design allows DS1231S-35/T&R to support either resistor-divider or isolated AC monitoring without external components.
Can DS1231S-35/T&R replace a standard power-on reset IC?
Yes, DS1231S-35/T&R replaces basic reset ICs by providing enhanced functionality: it delivers power-on reset (150–1000 ms delay), power-fail warning (NMI), and dual reset outputs (RST/RST). Unlike simple reset ICs, DS1231S-35/T&R adds early fault detection and orderly shutdown capability-making it a functional superset for systems needing more than basic POR.
What is the maximum input voltage allowed on the IN pin of DS1231S-35/T&R?
The absolute maximum voltage on the IN pin of DS1231S-35/T&R is 5.0 V, as stated in the Absolute Maximum Ratings table (page 7). Exceeding this risks damage. When interfacing to higher voltages (e.g., rectified AC), a resistor divider must scale the sense voltage to ≤5.0 V at the IN pin-verified in the Application section (Figure 4) of the DS1231S-35/T&R datasheet.
DS1231S-35/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V, 4.62V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 150ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1231S-35/T&R FAQ
1.How can I place an order for DS1231S-35/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1231S-35/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1231S-35/T&R reliable?
The price and inventory of DS1231S-35/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1231S-35/T&R is usually 5 days.
3.What payment methods are accepted for DS1231S-35/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1231S-35/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1231S-35/T&R?
DS1231S-35/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1231S-35/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1231S-35/T&R?
For technical support, including DS1231S-35/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1231S-35/T&R requirements.
6.How does Aetrix verify that DS1231S-35/T&R is sourced from the original manufacturer or authorized distributors?
All DS1231S-35/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1231S-35/T&R meets industry standards.
7.What is the process for return or replacement of DS1231S-35/T&R?
All DS1231S-35/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1231S-35/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1231S-35/T&R part is unused and in its original packaging.
Return procedure for DS1231S-35/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1231S-35/T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

