Analog Devices Inc./Maxim Integrated DS1231S-35+T&R
- Part No.:
- DS1231S-35+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1231S-35+T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,581
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1231S-35+T&R from Maxim Integrated (now Analog Devices) is a precision power monitor IC designed to detect impending power failure and initiate orderly microprocessor shutdown. It provides dual reset outputs (RST active-high, RST active-low open-drain), NMI interrupt, 5% or 10% VCC threshold detection (4.25V or 4.75V nominal), and configurable high-impedance or current-source input sensing - deployed in industrial control systems with linear or switching power supplies.
For engineers reviewing the DS1231S-35+T&R datasheet, DS1231S-35+T&R pinout, DS1231S-35+T&R application, or DS1231S-35+T&R equivalent, key selection criteria include VCC trip point accuracy (±2%, typ.), input hysteresis (+60 mV), NMI-to-RST timing margin (≥200 µs), and compatibility with UL-approved opto-isolators for AC line monitoring.
Technical Context
The DS1231S-35+T&R integrates two independent comparators: one monitors VCC against a temperature-compensated reference to generate RST/RST at selectable 4.25V (TOL=VCC) or 4.75V (TOL=GND) thresholds; the other monitors the IN pin with mode-selectable input characteristics - high-impedance (MODE=VCC, VTP−=2.15V) or 30 µA current source (MODE=GND, VTP+=2.5V).
It delivers deterministic power-up reset hold time (150–1000 ms), sub-microsecond NMI propagation delay (1.1 µs), and noise-immune hysteresis on both inputs. The device operates across 4.5–5.5V supply and supports 0°C to 70°C ambient, with no external capacitors required for basic functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Threshold | 4.25V (TOL=VCC) or 4.75V (TOL=GND); enables precise brownout detection aligned with 5% or 10% tolerance requirements. |
| IN Pin Trip Voltage | 2.15V (MODE=VCC) or 2.5V (MODE=GND); supports flexible AC/DC sense-point interfacing via resistor divider or opto-isolator. |
| RST Output Type | Active-high push-pull; drives microprocessor reset directly without pull-up, meeting TTL/CMOS logic thresholds. |
| RST Output Type | Active-low open-drain; requires external pull-up but allows wired-OR configuration with other system reset sources. |
| NMI Propagation Delay | 1.1 µs max; ensures earliest possible warning of input voltage collapse before VCC dropout occurs. |
| Power-Up Reset Duration | 150–1000 ms; guarantees stable VCC and clock settling before processor release, eliminating boot instability. |
| Supply Current | 0.5–2.0 mA; enables low-power operation in always-on monitoring applications without burdening standby rails. |
Pinout & Package
DS1231S-35+T&R is supplied in a 16-pin SOIC (300 mil) surface-mount package, RoHS-compliant and tape-and-reel packaged (T&R). Pin 1 is MODE; Pin 16 is GND. NC pins are internally unconnected and must remain floating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (MODE) | Input mode select | Configures IN pin as high-Z (MODE=VCC) or 30 µA current source (MODE=GND) for AC/DC sensing flexibility. |
| 3 (TOL) | VCC threshold select | GND → 4.75V trip; VCC → 4.25V trip; sets brownout sensitivity per system regulation margin. |
| 4, 6, 9, 11, 12, 14 (NC) | No connection | Internally unconnected; must be left floating - no routing or grounding permitted. |
| 5, 10 (RST / RST) | Reset outputs | RST = active-high push-pull; RST = active-low open-drain; dual-signal interface for diverse processor reset architectures. |
| 7 (NMI) | Non-maskable interrupt | Asserts early warning of power loss; triggers firmware-controlled save-and-halt sequence prior to VCC dropout. |
| 8 (VCC) | Supply input | +5V ±10% regulated supply; powers internal reference and comparators; also serves as trip reference. |
| 13 (IN) | High-voltage sense input | Accepts up to 5V; interfaces to AC line (via divider) or opto-isolator output to detect upstream power loss. |
| 16 (GND) | Ground reference | Analog and digital ground common point; must be low-impedance connection to minimize noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Configurable VCC trip threshold | Selectable 4.25V or 4.75V via TOL pin - matches 5% or 10% supply tolerance without external components. |
| Dual-mode input sensing | MODE pin selects between high-Z (2.15V threshold) or current-source (2.5V threshold) IN pin - supports both resistor-divider and opto-isolated AC monitoring. |
| Integrated power-up reset timer | Guaranteed 150 ms minimum reset assertion on power-up - eliminates need for external RC reset circuits. |
| Sub-microsecond NMI response | 1.1 µs max delay from IN voltage crossing threshold to NMI assertion - maximizes available shutdown time. |
| No external capacitors required | Internal reference and timing circuitry eliminate discrete timing caps - reduces BOM count and layout area. |
Applications
| Industrial PLC Power Supervision | Medical Device UPS Handoff |
|---|---|
|
Use Scenario: Monitors 24V DC input and +5V logic rail in programmable logic controllers during mains interruption. IC Role / Device Role / Timing Role: DS1231S-35+T&R generates NMI at AC input sag (via opto-isolator), then asserts RST when +5V drops below 4.25V - providing ≥200 µs warning margin. Use Value: Enables deterministic state-save and safe I/O deactivation before brownout-induced corruption. |
Use Scenario: Embedded in battery-backed diagnostic equipment to manage transition from AC to battery power. IC Role / Device Role / Timing Role: DS1231S-35+T&R detects AC loss via high-impedance IN pin, triggers NMI for RAM backup, then holds RST until battery stabilizes. Use Value: Prevents data loss during switchover by enforcing strict sequencing between NMI warning and hard reset. |
| Telecom Line Card Brownout Protection | Test Equipment Power Sequencing |
|
Use Scenario: Installed on carrier-grade line cards to prevent firmware crash during transient grid sags. IC Role / Device Role / Timing Role: DS1231S-35+T&R uses MODE=GND to drive opto-isolator from -48V feed, asserting NMI >10 ms before VCC dropout. Use Value: Maintains communication link integrity by enabling graceful service degradation instead of hard fault. |
Use Scenario: Used in automated test systems where multiple voltage rails must power up/down in strict order. IC Role / Device Role / Timing Role: DS1231S-35+T&R monitors primary +5V rail and gates secondary rail enable signals via RST-driven logic. Use Value: Eliminates race conditions during power cycling by synchronizing rail sequencing to actual supply stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power monitor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX690TSA+ | Single active-low reset output; fixed 4.65V VCC threshold; no NMI or MODE-configurable input. | Lacks early-warning interrupt and dual-sensing capability - suitable only for basic reset-only use cases. | Choose MAX690TSA+ only if NMI signaling and AC-line monitoring are unnecessary and board space is constrained. |
| TPS3808G33DBVR | Adjustable threshold via external resistor divider; no dedicated NMI output; supports watchdog timeout. | Requires external components for threshold setting; no native support for opto-isolated AC sensing. | Prefer TPS3808G33DBVR when fine-grained threshold tuning is needed and system already includes isolated sensing circuitry. |
Compared with DS1231S-35+T&R, MAX690TSA+ simplifies design where only VCC monitoring is required, while TPS3808G33DBVR offers threshold flexibility at the cost of added external components and loss of dedicated NMI signaling - making DS1231S-35+T&R optimal for systems requiring deterministic, multi-stage power-failure response.
Availability
DS1231S-35+T&R is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, telecom infrastructure, and test equipment requiring stable component supply and long-term obsolescence management.
Supply support for DS1231S-35+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Maxim Integrated in 2021) designs high-performance analog, mixed-signal, and power management ICs for precision sensing, signal conditioning, and system reliability.
The DS1231S-35+T&R belongs to Maxim's legacy Power Monitoring family, engineered specifically for fail-safe microprocessor supervision in mission-critical systems where uncontrolled power loss could corrupt nonvolatile memory or cause unsafe hardware states.
FAQ
What is the function of the MODE pin on the DS1231S-35+T&R?
The MODE pin on the DS1231S-35+T&R configures the IN pin's electrical behavior: when tied to VCC, IN becomes a high-impedance input (VTP− = 2.15V) for resistor-divider AC sensing; when grounded, IN acts as a 30 µA current source (VTP+ = 2.5V) for direct opto-isolator interfacing. This dual-mode capability enables DS1231S-35+T&R to adapt to diverse power-loss detection topologies without redesign.
How does the DS1231S-35+T&R ensure reliable reset assertion during power-up?
The DS1231S-35+T&R guarantees a minimum 150 ms reset pulse on power-up, independent of VCC slew rate, by using an internal digital delay circuit synchronized to VCC stabilization. This ensures the microprocessor remains held in reset until all supply rails and clocks settle - a critical feature confirmed in DS1231S-35+T&R's AC Electrical Characteristics table under tRPU (150–1000 ms).
Can the DS1231S-35+T&R monitor both AC line voltage and VCC simultaneously?
Yes - the DS1231S-35+T&R independently monitors AC-derived voltage at the IN pin (via MODE-configurable interface) and the +5V VCC rail. Its block diagram shows two separate comparators feeding NMI and RST outputs, allowing DS1231S-35+T&R to issue early warning (NMI) from upstream AC sag and final halt (RST) from downstream VCC dropout - delivering layered power-failure response.
What is the purpose of the TOL pin on the DS1231S-35+T&R?
The TOL pin on the DS1231S-35+T&R selects the VCC trip threshold: connecting TOL to GND sets VCCTP = 4.75V (±2%, typ.) for 5% tolerance systems; connecting TOL to VCC sets VCCTP = 4.25V for 10% tolerance. This single-pin configurability eliminates external resistors and makes DS1231S-35+T&R adaptable to varying power supply regulation specs.
Does the DS1231S-35+T&R require external pull-up resistors?
Yes - the RST output is active-high push-pull and does not require a pull-up, but the RST output is active-low open-drain and must be pulled up to VCC (typically 4.7–10 kΩ). The DS1231S-35+T&R datasheet explicitly states "RST requires a pull-up resistor" in Figures 4–7 and AC Electrical Characteristics Note 5 - omission will prevent proper reset signaling to most microprocessors.
DS1231S-35+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V, 4.62V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 150ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1231S-35+T&R FAQ
1.How can I place an order for DS1231S-35+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1231S-35+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1231S-35+T&R reliable?
The price and inventory of DS1231S-35+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1231S-35+T&R is usually 5 days.
3.What payment methods are accepted for DS1231S-35+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1231S-35+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1231S-35+T&R?
DS1231S-35+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1231S-35+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1231S-35+T&R?
For technical support, including DS1231S-35+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1231S-35+T&R requirements.
6.How does Aetrix verify that DS1231S-35+T&R is sourced from the original manufacturer or authorized distributors?
All DS1231S-35+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1231S-35+T&R meets industry standards.
7.What is the process for return or replacement of DS1231S-35+T&R?
All DS1231S-35+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1231S-35+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1231S-35+T&R part is unused and in its original packaging.
Return procedure for DS1231S-35+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1231S-35+T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

