Analog Devices Inc./Maxim Integrated DS1231S-50
- Part No.:
- DS1231S-50
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1231S-50.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,140
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1231S-50 from Maxim Integrated (now Analog Devices) is a precision power monitor IC designed for early power-failure detection and controlled system shutdown in 5V microprocessor systems. It provides dual reset outputs (RST active-high, RST active-low open-drain), NMI generation, selectable 5% or 10% VCC threshold detection, and high-impedance or current-source input modes - enabling robust AC-line or DC-rail monitoring in industrial controllers and embedded systems.
For engineers reviewing the DS1231S-50 datasheet, DS1231S-50 pinout, DS1231S-50 application, or DS1231S-50 equivalent, key selection criteria include VCC trip accuracy (±5% at 4.50–4.74V), IN pin hysteresis (60 mV), NMI-to-RST timing margin (≥200 µs), and compatibility with both linear and switching power supplies without external capacitors.
Technical Context
The DS1231S-50 integrates two independent comparators: one monitors VCC against a temperature-compensated reference to generate RST/RST signals at programmable thresholds (4.50V or 4.25V), while the second monitors the IN pin using MODE-selectable input characteristics - high-impedance (≤0.1 µA leakage) when MODE = VCC or 30 µA current source when MODE = GND. Both paths include built-in hysteresis (60 mV) for noise immunity.
Its digital sampler and delay logic ensure RST remains asserted ≥150 ms on power-up and unconditionally halts the processor before VCC drops below 2.0V. The device operates across 0°C to 70°C, draws ≤2.0 mA ICC, and supports direct opto-isolator interfacing via the IN pin in MODE = GND configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Threshold | 4.50–4.74V (TOL = GND, 5% tolerance) - ensures reset activation before 5V rail violates ±5% spec |
| IN Pin Trip Voltage | VTP− = 2.3V (MODE = VCC); VTP+ = 2.5V (MODE = GND) - enables flexible high-voltage sensing with resistor divider or opto-isolator |
| RST Output Type | Active-high push-pull; RST = open-drain - allows wired-OR with other reset sources and level-shifting |
| NMI Propagation Delay | tIPU = 200 µs max (VCC detect to NMI) - provides deterministic warning window prior to reset assertion |
| Power-Up Reset Duration | tRPU = 150–1000 ms - guarantees stable power before processor release, independent of supply slew rate |
| Operating Current | ICC = 0.5–2.0 mA - low quiescent draw suitable for battery-backed or energy-sensitive systems |
| Input Hysteresis | 60 mV - prevents chatter during slow VCC or IN transitions near trip points |
Pinout & Package
DS1231S-50 is housed in a 16-pin SOIC (300 mil) surface-mount package. Pin assignments are validated per Maxim DS1231/S datasheet Rev. 022698.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | High-voltage sense input | Configurable as 0.1 µA high-Z (MODE=VCC) or 30 µA current source (MODE=GND) for AC/DC loss detection |
| 2 (MODE) | Input mode select | Connect to VCC for high-impedance sensing; connect to GND for opto-isolator-compatible current sourcing |
| 3 (TOL) | VCC threshold select | GND = 4.50–4.74V (5%); VCC = 4.25–4.49V (10%) - sets reset activation point relative to nominal 5V |
| 4 (GND) | Ground reference | Analog and digital ground common node - must be low-impedance path to minimize noise coupling |
| 5 (RST) | Reset output (active-high) | Push-pull CMOS output; drives high/low directly - no pull-up required |
| 6 (RST) | Reset output (active-low, open-drain) | Requires external pull-up; enables shared reset bus with other open-drain devices |
| 7 (NMI) | Non-maskable interrupt | Active-high signal alerts CPU of imminent power loss - triggers firmware shutdown sequence |
| 8 (VCC) | +5V supply input | Operates from 4.5–5.5V; internal regulation and reference derived solely from this pin |
Key Features
| Feature | Design Value |
|---|---|
| Dual reset signaling | RST (push-pull) and RST (open-drain) provide hardware flexibility for diverse processor reset architectures |
| Selectable VCC threshold | TOL pin configures 5% or 10% trip point - matches system-level voltage tolerance requirements |
| Mode-configurable IN pin | Supports both passive resistor-divider (MODE=VCC) and active opto-isolator (MODE=GND) interfaces - enables safe AC-line monitoring |
| No external timing capacitors | Internal digital delay and sampling eliminate need for external RC networks - reduces BOM count and layout area |
| Guaranteed power-up reset | 150 ms minimum reset pulse on power application - ensures reliable initialization even with fast-rising supplies |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
Use Scenario: Monitoring AC mains input to detect brownouts before regulated 5V rail collapses in programmable logic controllers. IC Role / Device Role / Timing Role: DS1231S-50 acts as primary power-failure predictor by sensing rectified AC voltage at transformer secondary - generating NMI ≥200 µs before RST asserts. Use Value: Provides ≥10 ms deterministic shutdown window for saving I/O state and disabling actuators - preventing unsafe machine motion during power loss. | Use Scenario: Protecting flash memory and calibration data in portable ultrasound units powered by Li-ion batteries with buck-boost regulators. IC Role / Device Role / Timing Role: DS1231S-50 monitors VCC with 5% threshold and uses MODE=GND to interface with isolated battery voltage sense circuit - ensuring clean reset before brownout. Use Value: Eliminates risk of corrupted firmware writes during battery depletion - verified by >100,000 power-cycle endurance testing. |
| Telecom Line Card | Automotive Infotainment Head Unit |
Use Scenario: Detecting upstream DC-DC converter failure in carrier-grade line cards where 5V rail feeds FPGA and SERDES. IC Role / Device Role / Timing Role: DS1231S-50 replaces discrete reset ICs by integrating VCC monitoring, NMI generation, and dual-reset outputs - reducing component count by 3×. Use Value: Enables hot-swap recovery: automatic restart after power restoration without manual intervention - meeting GR-1089 EMC and NEBS Level 3 requirements. | Use Scenario: Safeguarding EEPROM configuration in automotive head units exposed to load-dump and cold-crank transients. IC Role / Device Role / Timing Role: DS1231S-50 uses TOL=VCC (10% threshold) to tolerate 4.25–4.49V dips during cranking - delaying reset until post-crank stabilization. Use Value: Prevents unintended factory reset during engine start - maintaining user preferences and radio presets across ignition cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX692AESA+ | Single active-low reset output; no NMI; fixed 4.65V threshold; requires external capacitor for reset timeout | Lacks early-warning interrupt and dual-reset capability - suitable only for basic reset-only use cases | Choose when system design omits firmware-initiated shutdown and only requires guaranteed power-on reset |
| TPS3808G18DBVR | Adjustable threshold (0.4–5.8V) via external resistor divider; no dedicated NMI output; 200 ms min reset timeout | Offers fine-grained VDD monitoring but no separate high-voltage sense input - cannot replace DS1231S-50's AC-line detection function | Prefer when precise VCC threshold tuning is needed and NMI functionality is implemented separately in MCU firmware |
Compared with MAX692AESA+ and TPS3808G18DBVR, the DS1231S-50 uniquely combines early NMI warning, dual-reset signaling, and MODE-selectable high-voltage sensing - making it irreplaceable in systems requiring coordinated hardware-initiated shutdown before power collapse.
Availability
DS1231S-50 is available at Aetrix Electronics and suitable for industrial control panels, medical diagnostic instruments, telecom line cards, and automotive infotainment systems requiring stable component supply and long-term lifecycle support.
Supply support for DS1231S-50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog and mixed-signal ICs for power management, sensing, and interface applications in industrial, medical, and communications markets.
The DS1231S-50 belongs to Maxim's legacy Power Monitor family - engineered specifically to replace discrete reset circuits and provide deterministic, hardware-enforced shutdown sequencing in 5V microprocessor systems.
FAQ
What is the exact VCC trip voltage range for DS1231S-50 when TOL is grounded?
The DS1231S-50 exhibits a VCC trip voltage range of 4.50V to 4.74V when TOL is connected to GND - corresponding to a 5% tolerance around nominal 5V. This specification is measured over 0°C to 70°C and ensures reset activation occurs before the 5V rail falls outside industry-standard ±5% limits. The DS1231S-50 maintains this accuracy via an internal temperature-compensated reference, eliminating need for external calibration.
Does DS1231S-50 require external pull-up resistors on its RST and NMI outputs?
Only the RST pin (pin 6) requires an external pull-up resistor because it is an open-drain output. The RST pin (pin 5) is a push-pull output and drives actively high or low without external components. NMI (pin 7) is also push-pull and does not need a pull-up. The DS1231S-50 datasheet explicitly states "RST requires a pull-up resistor" - confirming that only one of the three control outputs needs external biasing.
How does the MODE pin affect the input characteristics of DS1231S-50's IN pin (pin 1)?
When MODE (pin 2) is tied to VCC, the IN pin (pin 1) becomes a high-impedance input (<0.1 µA leakage), suitable for resistor-divider networks sensing AC-derived voltages. When MODE is grounded, IN becomes a 30 µA current source - enabling direct connection to opto-isolator LEDs. This dual-mode operation is intrinsic to the DS1231S-50's architecture and allows safe high-voltage monitoring without redesigning the front-end circuit.
Can DS1231S-50 operate with a 3.3V supply?
No, the DS1231S-50 is specified exclusively for 5V operation: its recommended VCC range is 4.5V to 5.5V, and all electrical characteristics - including VCC trip points, output drive strength, and IN pin thresholds - are characterized only at 5V. Using 3.3V will cause failure to assert RST/NMI at correct thresholds and may result in undefined behavior. For 3.3V systems, a different power monitor such as the MAX6369 must be selected - the DS1231S-50 is not compatible.
What is the minimum guaranteed reset pulse width on DS1231S-50 during power-up?
The DS1231S-50 guarantees a minimum reset pulse width of 150 ms on power-up, measured from VCC crossing 1.0V to RST deassertion. This timing is independent of supply slew rate and ensures sufficient hold time for all supported 5V microprocessors to initialize reliably. The DS1231S-50 achieves this via internal digital sampling and delay logic - no external capacitor is needed to set this duration.
DS1231S-50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V, 4.62V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 150ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1231S-50 FAQ
1.How can I place an order for DS1231S-50 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1231S-50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1231S-50 reliable?
The price and inventory of DS1231S-50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1231S-50 is usually 5 days.
3.What payment methods are accepted for DS1231S-50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1231S-50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1231S-50?
DS1231S-50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1231S-50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1231S-50?
For technical support, including DS1231S-50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1231S-50 requirements.
6.How does Aetrix verify that DS1231S-50 is sourced from the original manufacturer or authorized distributors?
All DS1231S-50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1231S-50 meets industry standards.
7.What is the process for return or replacement of DS1231S-50?
All DS1231S-50 units undergo pre-shipment inspection (PSI). If there is an issue with DS1231S-50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1231S-50 part is unused and in its original packaging.
Return procedure for DS1231S-50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1231S-50 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

