Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc./Maxim Integrated DS1233D-10+T&R

Name: DS1233D-10+T&R
Brand: Analog Devices Inc./Maxim Integrated
SKU: DS1233D-10+T&R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DS1233D-10+T&R

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Supervisors

Package:: TO-226-3, TO-92-3 (TO-226AA) Formed Leads

Datasheet:: DS1233D-10+T&R.pdf

Description:: IC SUPERVISOR 1 CHANNEL TO92-3

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,376

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DS1233D-10+T&R from Maxim Integrated (now Analog Devices) is a precision 5V microprocessor supervisory circuit with 10% V_CC trip point (4.25–4.49 V), 350 ms reset timeout, and internal 5 kΩ pull-up resistor. It monitors power supply integrity, asserts active-low RESET during out-of-tolerance conditions, and supports Motorola 68XXX and HC16 microprocessors in embedded control systems.

For engineers reviewing the DS1233D-10+T&R datasheet, DS1233D-10+T&R pinout, DS1233D-10+T&R application, or DS1233D-10+T&R equivalent, key selection criteria include guaranteed 350 ms reset pulse width, ±5% trip accuracy over -40°C to +85°C, SOT-223 package compatibility, and direct integration of voltage reference and comparator without external components.

Technical Context

The DS1233D-10+T&R implements a temperature-compensated bandgap voltage reference and high-gain comparator to detect V_CC deviations against its factory-trimmed 10% threshold. Its internal timing capacitor ensures a monotonic 250–450 ms reset assertion window after power recovery.

It operates as a standalone reset generator with no external timing components required, delivering an open-drain active-low RESET signal compatible with TTL/CMOS logic families. The device asserts reset on both power-up and brownout events, with propagation delay under 100 ns from V_CC fault detection to RST activation.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Trip Point	4.25 V (min) to 4.49 V (max) - guarantees reset assertion before 5V rail drops below 4.25 V, meeting 10% tolerance spec for 5V systems
Reset Timeout	250–450 ms - ensures stable processor initialization after power recovery; typical 350 ms eliminates need for external RC timing
Operating Temp	-40°C to +85°C - supports industrial-grade operation without derating or thermal compensation circuits
Output Type	Open-drain active-low RESET - enables wired-OR configuration and direct interface to microprocessor reset inputs
Internal Pull-up	3.75–6.25 kΩ - provides defined logic-high state when not asserted; removes need for external pull-up resistor
Supply Current	50 µA - enables low-power system monitoring without impacting standby current budgets
V_CC Prop Delay	100 ns - ensures rapid fault response, critical for preventing processor corruption during fast transients

Pinout & Package

SOT-223 package: 4-pin surface-mount package with exposed thermal pad; pin 4 is dedicated GROUND for improved noise immunity and thermal performance.

Pin/Terminal	Circuit Role	Design Meaning
PIN 1	GROUND	Primary return path for internal reference and comparator; connects to PCB ground plane for stable voltage reference
PIN 2	RESET (active-low)	Open-drain output; sinks current when asserted; requires external pull-up only if interfacing to non-5V logic
PIN 3	V_CC	Power input; monitored rail; must be decoupled with 0.1 µF ceramic capacitor near pin
PIN 4	GROUND (SOT-223 only)	Dedicated second ground terminal; reduces ground bounce and improves reset timing accuracy under load transients

Key Features

Feature	Design Value
Precision voltage monitoring	Factory-trimmed 10% V_CC threshold with ±5% accuracy over full temperature range eliminates calibration overhead
Guaranteed reset pulse width	250–450 ms window ensures reliable microprocessor initialization across all supply ramp rates and ambient conditions
Integrated pull-up resistor	5 kΩ nominal internal pull-up reduces BOM count by one component and improves layout density
Temperature-compensated reference	Bandgap-based reference maintains trip point stability across -40°C to +85°C without external compensation
Low quiescent current	50 µA operating current minimizes impact on battery-backed or energy-harvesting system standby power

Applications

Industrial PLC Controller	Medical Diagnostic Device
Use Scenario: Power interruption during firmware update or sensor data acquisition. IC Role / Device Role / Timing Role: Supervisory circuit asserting hardware reset to prevent corrupted flash writes or inconsistent state machine transitions. Use Value: 350 ms guaranteed reset hold time ensures CPU completes internal power-on self-test before executing code, eliminating boot failures.	Use Scenario: Unplanned AC dropout in portable ultrasound unit with battery backup. IC Role / Device Role / Timing Role: Brownout detector triggering controlled shutdown sequence and saving last valid scan buffer to nonvolatile memory. Use Value: 100 ns V_CC-to-RST propagation prevents metastability in safety-critical timing paths during rapid voltage collapse.
Automotive Body Control Module	Smart Energy Meter
Use Scenario: Load dump or cold-crank event causing 5V rail sag below 4.25 V. IC Role / Device Role / Timing Role: Reset generator holding microcontroller in reset until regulated 5V supply stabilizes post-cranking. Use Value: Dual-ground pin (SOT-223) suppresses ground bounce during high-current solenoid switching, preserving reset timing integrity.	Use Scenario: Mains failure during tariff update or meter calibration routine. IC Role / Device Role / Timing Role: Power-fail supervisor initiating secure EEPROM write and disabling relay drivers before voltage collapse. Use Value: Internal 5 kΩ pull-up eliminates external resistor, reducing component count in space-constrained meter PCBs.

Industrial PLC Controller

Medical Diagnostic Device

Use Scenario: Power interruption during firmware update or sensor data acquisition.

IC Role / Device Role / Timing Role: Supervisory circuit asserting hardware reset to prevent corrupted flash writes or inconsistent state machine transitions.

Use Value: 350 ms guaranteed reset hold time ensures CPU completes internal power-on self-test before executing code, eliminating boot failures.

Use Scenario: Unplanned AC dropout in portable ultrasound unit with battery backup.

IC Role / Device Role / Timing Role: Brownout detector triggering controlled shutdown sequence and saving last valid scan buffer to nonvolatile memory.

Use Value: 100 ns V_CC-to-RST propagation prevents metastability in safety-critical timing paths during rapid voltage collapse.

Automotive Body Control Module

Smart Energy Meter

Use Scenario: Load dump or cold-crank event causing 5V rail sag below 4.25 V.

IC Role / Device Role / Timing Role: Reset generator holding microcontroller in reset until regulated 5V supply stabilizes post-cranking.

Use Value: Dual-ground pin (SOT-223) suppresses ground bounce during high-current solenoid switching, preserving reset timing integrity.

Use Scenario: Mains failure during tariff update or meter calibration routine.

IC Role / Device Role / Timing Role: Power-fail supervisor initiating secure EEPROM write and disabling relay drivers before voltage collapse.

Use Value: Internal 5 kΩ pull-up eliminates external resistor, reducing component count in space-constrained meter PCBs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar microprocessor supervisory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX6326–43D2T+	4.3 V fixed trip point, 200 ms reset timeout, no internal pull-up resistor	Requires external 10 kΩ pull-up; shorter reset pulse may not meet legacy MCU requirements	Select when tighter trip tolerance (±1.5%) and lower ICC (20 µA) are prioritized over guaranteed 350 ms hold time
TPS3808G12DBVR	1.2 V adjustable trip via external resistor divider; 200–1200 ms programmable reset delay	Configurable thresholds support multi-rail systems but increase design complexity and BOM count	Select for flexible voltage monitoring across 1.2–5.8 V rails where DS1233D-10+T&R's fixed 4.375 V trip is insufficient

Compared with MAX6326–43D2T+ and TPS3808G12DBVR, the DS1233D-10+T&R delivers a deterministic 350 ms reset pulse with integrated pull-up and factory-trimmed 10% trip-ideal for cost-sensitive, fixed-5V industrial controllers where simplicity and timing predictability outweigh programmability needs.

Availability

DS1233D-10+T&R is available at Aetrix Electronics and suitable for industrial PLC controllers, medical diagnostic devices, and automotive body control modules requiring stable component supply and long-term lifecycle assurance.

Supply support for DS1233D-10+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated, now part of Analog Devices, designs precision analog and mixed-signal ICs for industrial, automotive, and communications applications.

The DS1233D-10+T&R belongs to the EconoReset™ family of supervisory circuits engineered for cost-effective, single-chip power monitoring in resource-constrained microprocessor systems.

FAQ

What is the exact V_CC trip voltage range for DS1233D-10+T&R?

The DS1233D-10+T&R has a guaranteed V_CC trip point range of 4.25 V (minimum) to 4.49 V (maximum) at 25°C, corresponding to the 10% tolerance specification for a nominal 5V supply. This range is maintained across the full operating temperature range of -40°C to +85°C due to its internal temperature-compensated voltage reference.

Does DS1233D-10+T&R require an external pull-up resistor on the RESET pin?

No, the DS1233D-10+T&R includes an internal pull-up resistor of 3.75–6.25 kΩ, eliminating the need for an external component. This simplifies design and reduces board area. An external pull-up is only necessary if interfacing with logic families requiring higher voltage thresholds than the internal resistor provides.

What is the reset pulse width specification for DS1233D-10+T&R?

The DS1233D-10+T&R guarantees a reset pulse width of 250–450 ms after V_CC returns to tolerance, with a typical value of 350 ms. This timing is internally generated and does not depend on external capacitors or resistors, ensuring consistent behavior across manufacturing lots and environmental conditions.

Is DS1233D-10+T&R compatible with 3.3V microcontrollers?

The DS1233D-10+T&R is designed for 5V systems and monitors a 5V supply. Its RESET output is open-drain and can interface with 3.3V microcontrollers if the external pull-up (or internal pull-up) is connected to a 3.3V rail. However, the trip point remains fixed at ~4.375 V, so it cannot monitor 3.3V supplies directly.

What package type is used for DS1233D-10+T&R?

The DS1233D-10+T&R is supplied in the SOT-223 package, a 4-pin surface-mount outline with an exposed thermal pad. Pin 4 is a dedicated ground terminal, distinct from the TO-92 version, providing enhanced noise immunity and thermal performance for high-reliability applications.

DS1233D-10+T&R Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: EconoReset

Package/Case:: TO-226-3, TO-92-3 (TO-226AA) Formed Leads

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: Simple Reset/Power-On Reset

Number of Voltages Monitored:: 1

Voltage - Threshold:: 4.375V

Output:: Open Drain or Open Collector

Reset:: Active Low

Reset Timeout:: 250ms Minimum

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: TO-92-3

DS1233D-10+T&R FAQ

1.How can I place an order for DS1233D-10+T&R through Aetrix?

Please submit a Request for Quotation (RFQ) for DS1233D-10+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DS1233D-10+T&R reliable?

The price and inventory of DS1233D-10+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1233D-10+T&R is usually 5 days.

3.What payment methods are accepted for DS1233D-10+T&R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1233D-10+T&R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DS1233D-10+T&R?

DS1233D-10+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DS1233D-10+T&R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DS1233D-10+T&R?

For technical support, including DS1233D-10+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1233D-10+T&R requirements.

6.How does Aetrix verify that DS1233D-10+T&R is sourced from the original manufacturer or authorized distributors?

All DS1233D-10+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1233D-10+T&R meets industry standards.

7.What is the process for return or replacement of DS1233D-10+T&R?

All DS1233D-10+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1233D-10+T&R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DS1233D-10+T&R part is unused and in its original packaging.

Return procedure for DS1233D-10+T&R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…