Analog Devices Inc./Maxim Integrated DS1233D-10/T&R
- Part No.:
- DS1233D-10/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- TO-226-3, TO-92-3 (TO-226AA) Formed Leads
- Datasheet:
-
DS1233D-10/T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL TO92-3
- Quantity:
- Payment:

- Shipping:

Inventory:2,655
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1233D-10/T&R from Maxim Integrated (formerly Dallas Semiconductor) is a precision 5V microprocessor supervisory circuit with 10% VCC trip point (4.25–4.49 V), 350 ms reset pulse width, and internal 5 kΩ pull-up resistor. It monitors power supply integrity, asserts active-low RESET during out-of-tolerance conditions, and supports Motorola 68XXX and HC16 microprocessors in embedded control systems.
For engineers reviewing the DS1233D-10/T&R datasheet, DS1233D-10/T&R pinout, DS1233D-10/T&R application, or DS1233D-10/T&R equivalent, key selection criteria include guaranteed 350 ms reset timeout, ±10% VCC threshold accuracy, -40°C to +85°C operating range, SOT-223 or TO-92 package compatibility, and integrated pull-up for simplified board design.
Technical Context
The DS1233D-10/T&R implements a temperature-compensated voltage reference and comparator to detect VCC deviations beyond its factory-trimmed 10% tolerance band. Its internal power-fail logic ensures immediate RESET assertion on undervoltage and holds RESET active for 250–450 ms after VCC recovery.
Unlike basic RC reset circuits, DS1233D-10/T&R provides deterministic timing independent of external components and guarantees monotonic VCC detection with 100 ns response (tRPD) and controlled slew-rate immunity (300 µs for 4.75 V → 4.00 V transition).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.25 V (min) to 4.49 V (max); precise 10% under-voltage detection threshold for 5 V systems |
| Reset Pulse Width | 250–450 ms; ensures full microprocessor and power supply stabilization before release |
| Operating Temp | -40°C to +85°C; qualified for industrial-grade embedded applications |
| Supply Current | 50 µA typical; ultra-low quiescent draw for battery-backed or low-power systems |
| Output Drive | 8 mA sink at 0.4 V; sufficient to directly drive TTL/CMOS inputs without external buffer |
| Pull-Up Resistor | 3.75–6.25 kΩ internal; eliminates need for discrete pull-up and reduces BOM count |
| VCC Response Time | 100 ns (tRPD); fast detection of sudden power collapse prevents processor corruption |
Pinout & Package
SOT-223 package (4-pin, surface-mount) with exposed thermal pad; pin-compatible with TO-92 variant except for Pin 4 (GROUND). Designed for reflow soldering per JEDEC J-STD-020 (260°C/10 s).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | GROUND | Reference return path for internal comparator and voltage reference |
| Pin 2 | RESET (active-low) | Open-drain output asserted low during VCC fault or power-up; requires external pull-up if not using internal resistor |
| Pin 3 | VCC | Primary power input; monitored for 10% undervoltage condition |
| Pin 4 | GROUND | Second ground connection for improved noise immunity and thermal dissipation in SOT-223 |
Key Features
| Feature | Design Value |
|---|---|
| Factory-trimmed 10% VCC threshold | Eliminates manual calibration and ensures consistent reset behavior across production batches |
| Guaranteed 350 ms reset timeout | Meets minimum processor initialization timing requirements without external timing components |
| Integrated 5 kΩ pull-up resistor | Reduces PCB footprint and component count by removing discrete pull-up resistor |
| Temperature-compensated reference | Maintains trip point accuracy over full -40°C to +85°C range without drift-induced false resets |
| 100 ns VCC fault detection | Prevents instruction corruption during rapid power collapse events common in industrial environments |
Applications
| Industrial PLC Control | Point-of-Sale Terminal |
|---|---|
Use Scenario: Power interruption during firmware update or I/O scan cycle in factory automation hardware. IC Role / Device Role / Timing Role: Supervisory circuit asserting active-low RESET to halt CPU execution until stable 5 V rail is confirmed. Use Value: Prevents partial writes to flash memory and ensures deterministic restart after brownout recovery. | Use Scenario: Unplanned AC loss or battery depletion during transaction processing in retail terminals. IC Role / Device Role / Timing Role: Monitors 5 V system rail and holds microcontroller in reset for ≥350 ms post-recovery. Use Value: Guarantees EEPROM write completion and avoids corrupted sales log entries. |
| Medical Diagnostic Instrument | Smart Energy Meter |
Use Scenario: Transient line sag during sensor calibration sequence in portable ultrasound units. IC Role / Device Role / Timing Role: Precision voltage monitor triggering hard reset when VCC drops below 4.25 V for >100 ns. Use Value: Avoids erroneous ADC readings and maintains data integrity during critical measurement windows. | Use Scenario: Voltage dip during RF transmission burst in AMI (Advanced Metering Infrastructure) modules. IC Role / Device Role / Timing Role: Active-low reset generator with 4.25–4.49 V trip window and 250–450 ms hold time. Use Value: Ensures metrology SoC completes energy accumulation before power interruption disrupts integration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX692AESA+ | 4.63 V fixed threshold; 140 ms min reset pulse; no internal pull-up | Higher trip point suits tighter 5 V regulation; shorter timeout may be insufficient for slow-start regulators | Select when system requires higher VCC margin and external pull-up is acceptable |
| TPS3808G12DBVR | 1.2 V adjustable threshold via resistor divider; 200 ms min reset; 1.5 µA quiescent current | Configurable trip point enables use with non-5 V rails; lower IQ benefits battery operation | Select for multi-rail systems or ultra-low-power designs where 5 V supervision is secondary |
Compared with MAX692AESA+ and TPS3808G12DBVR, DS1233D-10/T&R delivers factory-calibrated 10% tolerance at 5 V with integrated pull-up and guaranteed 350 ms reset hold-making it optimal for cost-sensitive, single-rail industrial controllers where layout simplicity and deterministic timing are prioritized over configurability or ultra-low IQ.
Availability
DS1233D-10/T&R is available at Aetrix Electronics and suitable for industrial PLC control, point-of-sale terminals, medical diagnostic instruments, and smart energy meters requiring stable component supply and long-term manufacturing continuity.
Supply support for DS1233D-10/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog and mixed-signal ICs for industrial, automotive, and communications applications.
The DS1233D-10/T&R belongs to Maxim's EconoReset family of supervisory circuits, engineered for reliable, low-cost power monitoring in resource-constrained embedded systems with strict timing and voltage accuracy requirements.
FAQ
What is the exact VCC trip point range for DS1233D-10/T&R?
The DS1233D-10/T&R has a guaranteed VCC trip point range of 4.25 V (minimum) to 4.49 V (maximum) at +25°C, corresponding to ±10% tolerance around nominal 5 V. This range is factory-trimmed and temperature-compensated to maintain accuracy across -40°C to +85°C operation. DS1233D-10/T&R does not require external resistors to set this threshold.
Does DS1233D-10/T&R require an external pull-up resistor on the RESET pin?
No, DS1233D-10/T&R includes an internal pull-up resistor of 3.75–6.25 kΩ, eliminating the need for an external component. This feature simplifies PCB layout and reduces BOM count. The RESET pin is open-drain, so the internal pull-up ensures a defined high state when not actively driven low during reset assertion.
What is the reset pulse width specification for DS1233D-10/T&R?
The DS1233D-10/T&R guarantees a reset pulse width of 250–450 ms after VCC returns to within tolerance. The typical value is 350 ms, ensuring sufficient time for power supply and microprocessor stabilization before release. This timing is internally generated and independent of external capacitors or resistors.
Is DS1233D-10/T&R compatible with Motorola 68XXX and HC16 microprocessors?
Yes, DS1233D-10/T&R is explicitly designed for compatibility with Motorola 68XXX series and HC16 microprocessors. Its active-low RESET output, 8 mA sink capability at 0.4 V, and 350 ms hold time meet the reset timing and electrical interface requirements of these legacy and modern CMOS/TTL processors.
What package options are available for DS1233D-10/T&R?
DS1233D-10/T&R is offered in both TO-92 (3-pin through-hole) and SOT-223 (4-pin surface-mount) packages. The SOT-223 variant adds a dedicated ground pin (Pin 4) for enhanced noise immunity and thermal performance. Both packages share identical electrical specifications and pin functions for Pins 1–3.
DS1233D-10/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- EconoReset
- Package/Case:
- TO-226-3, TO-92-3 (TO-226AA) Formed Leads
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.375V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 250ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-92-3
DS1233D-10/T&R FAQ
1.How can I place an order for DS1233D-10/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1233D-10/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1233D-10/T&R reliable?
The price and inventory of DS1233D-10/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1233D-10/T&R is usually 5 days.
3.What payment methods are accepted for DS1233D-10/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1233D-10/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1233D-10/T&R?
DS1233D-10/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1233D-10/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1233D-10/T&R?
For technical support, including DS1233D-10/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1233D-10/T&R requirements.
6.How does Aetrix verify that DS1233D-10/T&R is sourced from the original manufacturer or authorized distributors?
All DS1233D-10/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1233D-10/T&R meets industry standards.
7.What is the process for return or replacement of DS1233D-10/T&R?
All DS1233D-10/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1233D-10/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1233D-10/T&R part is unused and in its original packaging.
Return procedure for DS1233D-10/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1233D-10/T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

