Analog Devices Inc./Maxim Integrated DS1233M-55+T&R
- Part No.:
- DS1233M-55+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- TO-226-3, TO-92-3 (TO-226AA) Formed Leads
- Datasheet:
-
DS1233M-55+T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL TO92-3
- Quantity:
- Payment:

- Shipping:

Inventory:3,232
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1233M-55+T&R from Maxim Integrated (now Analog Devices) is a precision voltage-monitoring microprocessor supervisory circuit in TO-92 package, providing active-low reset assertion during VCC undervoltage or power failure, with 4.5V to 4.75V high-trip threshold, 350 ms minimum reset pulse width, and -40°C to +85°C operating range - used in embedded microcontroller power-up sequencing and brownout protection.
For engineers reviewing the DS1233M-55+T&R datasheet, DS1233M-55+T&R pinout, DS1233M-55+T&R application, or DS1233M-55+T&R equivalent, key selection criteria include trip voltage accuracy (±125 mV), guaranteed 350 ms reset timeout, internal 5 kΩ pullup, compatibility with Motorola 68XXX/HC16 families, and TO-92 mechanical fit for legacy board space constraints.
Technical Context
The DS1233M-55+T&R implements a temperature-compensated bandgap reference and comparator to detect VCC deviations beyond its factory-trimmed 4.5V–4.75V high-trip window. It asserts RST low on out-of-tolerance detection and holds it active for ≥350 ms after VCC recovery, independent of external timing components.
No external capacitor or resistor is required for basic operation due to integrated 5 kΩ pullup and internal timing circuitry. Its pinout and logic behavior are functionally aligned with MC33064/MC34064 series, enabling drop-in replacement in existing designs using those parts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VHTL Trip Level | 4.75 V - triggers reset when VCC rises above this threshold during power-up |
| VLTL Trip Level | 4.00 V - releases reset only after VCC remains ≥4.00 V for full timeout period |
| Reset Pulse Width | 350 ms typical - ensures sufficient stabilization time for microprocessor clock and memory circuits |
| Supply Voltage Range | 1.2 V to 5.5 V - supports operation across wide input rails including 3.3 V and 5 V systems |
| Operating Temperature | -40°C to +85°C - qualified for industrial-grade embedded environments without derating |
| Internal Pullup | 5 kΩ nominal - eliminates need for external pullup resistor on RST line |
| IOL Sink Current | +8 mA - drives standard TTL/CMOS reset inputs directly without buffer stage |
Pinout & Package
DS1233M-55+T&R is supplied in TO-92 package (3-pin, through-hole), with lead finish Pb-free per JEDEC J-STD-020, and RoHS-compliant marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RST) | Active-Low Reset Output | Open-drain output asserted low during power fault or startup; requires external pullup if not using internal 5 kΩ |
| 2 (VCC) | Power Supply Input | Monitored supply rail; powers internal reference and comparator; operates down to 1.2 V |
| 3 (GND) | Ground Reference | Common return path for reference, comparator, and output stage; must be low-impedance |
Key Features
| Feature | Design Value |
|---|---|
| Precision voltage trip point | Factory-trimmed 4.5–4.75 V window ensures reliable reset activation without calibration |
| Guaranteed reset timeout | Minimum 350 ms hold time prevents premature processor release before power stabilization |
| Integrated pullup resistor | 5 kΩ internal pullup reduces BOM count and PCB footprint vs discrete solution |
| Motorola-compatible interface | Pin- and function-compatible with MC33064/MC34064 family for seamless migration |
| Wide supply range support | Operates from 1.2 V to 5.5 V, enabling use in mixed-voltage systems and battery-backed designs |
Applications
| Industrial PLC Controller | Legacy Automotive ECU |
|---|---|
Use Scenario: Power cycling during engine cranking causes transient VCC dips below 4.5 V. IC Role / Device Role / Timing Role: DS1233M-55+T&R monitors 5 V rail and asserts RST to halt MCU execution until stable power resumes. Use Value: Prevents corrupted register writes or flash programming errors during brownout events. | Use Scenario: Cold-start battery voltage sag below 4.6 V before alternator engagement. IC Role / Device Role / Timing Role: DS1233M-55+T&R provides deterministic 350 ms reset hold to ensure EEPROM initialization completes. Use Value: Eliminates boot failures caused by marginal VCC recovery timing in aging vehicle electrical systems. |
| Point-of-Sale Terminal | Medical Infusion Pump |
Use Scenario: AC adapter disconnect during firmware update causes uncontrolled power collapse. IC Role / Device Role / Timing Role: DS1233M-55+T&R detects falling VCC and forces safe shutdown via RST before data corruption occurs. Use Value: Ensures atomic update rollback capability by guaranteeing controlled reset initiation prior to supply collapse. | Use Scenario: Battery swap in portable infusion pump interrupts main 5 V rail for <100 ms. IC Role / Device Role / Timing Role: DS1233M-55+T&R maintains RST active for full 350 ms to prevent motor driver misfire during switchover. Use Value: Guarantees delivery accuracy by blocking actuator enable until power integrity is re-established. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691ACPA+ | Higher quiescent current (10 µA vs 50 µA), wider supply range (3 V to 5.5 V), no internal pullup | Requires external RST pullup; better suited for low-power sleep modes | Select when ultra-low ICC is critical and board space allows external resistor |
| TPS3808G33DBVR | Adjustable trip point (via external resistor), 200 ms min reset timeout, SOT-23-5 package | Not pin-compatible; requires layout change and resistor network design | Choose when trip voltage tuning or smaller footprint outweighs TO-92 legacy compatibility |
Compared with MAX691ACPA+ and TPS3808G33DBVR, DS1233M-55+T&R delivers fixed 4.5–4.75 V trip accuracy, guaranteed 350 ms reset hold, and TO-92 drop-in fit - making it optimal for cost-sensitive, space-constrained industrial upgrades where minimal redesign is required.
Availability
DS1233M-55+T&R is available at Aetrix Electronics and suitable for industrial control panels, legacy automotive electronics, and medical device power management requiring stable component supply over extended production lifecycles.
Supply support for DS1233M-55+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Maxim Integrated in 2021) designs high-performance analog, mixed-signal, and power management ICs for precision sensing, signal conditioning, and system supervision.
The DS1233M-55+T&R belongs to Maxim's EconoReset™ supervisory product line, engineered specifically for cost-effective, single-supply microprocessor reset generation in resource-constrained embedded systems.
FAQ
What is the exact voltage trip window for DS1233M-55+T&R?
The DS1233M-55+T&R has a factory-trimmed high-trip level (VHTL) of 4.75 V and low-trip level (VLTL) of 4.00 V. This 750 mV hysteresis window ensures robust immunity to noise-induced false resets while guaranteeing clean release once VCC stabilizes above 4.00 V. The DS1233M-55+T&R datasheet specifies ±125 mV tolerance on VHTL, confirming tight production consistency.
Does DS1233M-55+T&R require an external pullup resistor on the RST pin?
No, DS1233M-55+T&R integrates a 5 kΩ internal pullup resistor on the RST pin, eliminating the need for an external component in standard TTL/CMOS reset interfaces. This feature reduces BOM count and PCB area. However, if driving high-capacitance loads (>50 pF) or interfacing with non-standard logic families, an external pullup may still be recommended - but the DS1233M-55+T&R functions correctly without one under typical conditions.
Can DS1233M-55+T&R operate from a 3.3 V supply?
Yes, DS1233M-55+T&R supports supply voltages from 1.2 V to 5.5 V, and its internal reference remains stable across that range. However, its 4.5–4.75 V trip window is designed for 5 V systems. When used with a 3.3 V rail, the DS1233M-55+T&R will assert reset continuously because VCC never reaches the trip threshold - so it is not functionally appropriate for 3.3 V monitoring. For 3.3 V applications, DS1233M-3 (2.64–2.80 V trip) is the correct variant.
Is DS1233M-55+T&R pin-compatible with MC34064?
Yes, DS1233M-55+T&R is explicitly documented as pin-function compatible with MC33064, MC34064, MC33164, and MC34164 in TO-92 configuration. All share identical 3-pin layout (RST/VCC/GND), active-low open-drain RST output, and similar trip thresholds. No PCB modification is needed when substituting DS1233M-55+T&R into designs originally using MC34064, provided the 4.5–4.75 V trip matches system requirements.
What is the maximum sink current capability of the RST output in DS1233M-55+T&R?
The RST output of DS1233M-55+T&R can sink up to +8 mA while maintaining ≤0.4 V output voltage, per DC electrical characteristics. This is sufficient to drive standard CMOS and TTL reset inputs directly, including those of Motorola 68XXX and HC16 microprocessors. The DS1233M-55+T&R does not require a buffer stage for typical microcontroller reset pins, simplifying interface design and reducing component count.
DS1233M-55+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- EconoReset
- Package/Case:
- TO-226-3, TO-92-3 (TO-226AA) Formed Leads
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.625V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 200ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-92-3
DS1233M-55+T&R FAQ
1.How can I place an order for DS1233M-55+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1233M-55+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1233M-55+T&R reliable?
The price and inventory of DS1233M-55+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1233M-55+T&R is usually 5 days.
3.What payment methods are accepted for DS1233M-55+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1233M-55+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1233M-55+T&R?
DS1233M-55+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1233M-55+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1233M-55+T&R?
For technical support, including DS1233M-55+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1233M-55+T&R requirements.
6.How does Aetrix verify that DS1233M-55+T&R is sourced from the original manufacturer or authorized distributors?
All DS1233M-55+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1233M-55+T&R meets industry standards.
7.What is the process for return or replacement of DS1233M-55+T&R?
All DS1233M-55+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1233M-55+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1233M-55+T&R part is unused and in its original packaging.
Return procedure for DS1233M-55+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1233M-55+T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

