My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1236-10+
- Part No.:
- DS1236-10+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1236-10+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,381
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1236-10+ from Maxim Integrated is a microprocessor supervisory IC that provides power-fail detection, reset control, nonvolatile SRAM backup, watchdog timer, and early-warning NMI generation for 5V systems. It features 10% VCC trip point (4.25–4.50 V), <100 nA battery current at 25°C, and dual active-high/active-low RST outputs. Used in battery-backed embedded controllers requiring orderly shutdown and data retention.
For engineers reviewing the DS1236-10+ datasheet, DS1236-10+ pinout, DS1236-10+ application, or DS1236-10+ equivalent, key selection criteria include VCC monitoring accuracy (10%), NMI early-warning timing (tIPD ≤175 μs), RST active duration (tRST = 25–150 ms), and support for both NMOS and CMOS processor modes via RC pin configuration.
Technical Context
The DS1236-10+ integrates a bandgap voltage reference and precision comparator to monitor VCC against a fixed 10% threshold (VCCTP = 4.25–4.50 V). Its dual-mode reset control (RC pin) configures output behavior for NMOS (RC = GND) or CMOS (RC = VCCO) processors, altering RST/NMI timing, tri-state behavior, and battery isolation logic.
It implements a 400 ms typical watchdog timer (tTD = 100–600 ms) triggered by ST strobe absence, plus an early-warning NMI generator with 2.54 V IN-pin trip point (VTP) and built-in 3-cycle hysteresis sampling (~100 μs minimum fault duration required). Memory backup is enabled via VCCO switching and CEO-controlled write protection activated at VCCTP.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.25–4.50 V (10% tolerance); ensures reset activation before microprocessor instability during brownout. |
| Battery Current | <100 nA at 25°C; enables multi-year operation on coin-cell batteries in standby. |
| RST Active Duration | 25–150 ms minimum; guarantees full microprocessor initialization after power recovery. |
| NMI Pulse Width | 200–500 μs; provides deterministic early warning for firmware-initiated graceful shutdown. |
| Watchdog Timeout | 100–600 ms; detects software lockup without requiring external timing components. |
| IN Pin Trip Voltage | 2.50–2.60 V; allows user-defined early-warning threshold via resistor divider on high-impedance input. |
| VCCO Output Capability | 100 mA at VCC−0.3 V; powers SRAM and low-power CMOS processors directly from switched supply. |
Pinout & Package
DS1236-10+ is available in 16-pin DIP (300-mil) and 16-pin SOIC (300-mil) packages. Both variants share identical pin mapping and electrical characteristics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT | +3 V battery input | Provides backup power for control logic and SRAM when VCC fails; enables nonvolatile operation. |
| VCCO | Switched SRAM supply output | Delivers higher of VCC or VBAT to SRAM; supports seamless switchover during power loss. |
| VCC | +5 V primary supply input | Main system power source; monitored for out-of-tolerance conditions triggering reset and NMI. |
| GND | Ground reference | Common return path for all analog and digital circuitry; critical for accurate voltage reference stability. |
| PF / PF | Power-fail indicators (active high/low) | Drive external MOSFETs or load switches to transfer system load between VCC and VBAT. |
| WC/SC | Wake-up/Sleep control | Disables internal comparators to enter ultra-low-power sleep mode; wake-up via PBRST or VCC rise. |
| RC | Reset control mode select | Determines NMOS (GND) or CMOS (VCCO) operation mode; configures RST/NMI timing and tri-state behavior. |
| IN | Early-warning sense input | High-impedance node for resistor-divider-based voltage monitoring; triggers NMI at user-defined threshold. |
| NMI | Non-maskable interrupt output | Pulses low for ≥200 μs to signal impending power failure; used for firmware-initiated save-and-halt. |
| ST | Watchdog strobe input | High-to-low transition resets watchdog timer; failure to strobe within tTD forces RST assertion. |
| CEO / CEI | Chip enable output/input | CEO follows CEI during normal operation; forced high at VCCTP to unconditionally write-protect SRAM. |
| PBRST | Pushbutton reset input | Debounced active-low input; generates 25 ms minimum RST pulse upon button release. |
| RST / RST | Reset outputs (active low/high) | Dual-format reset signals compatible with NMOS (active low) and CMOS (active high) processors. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Reset Mode | RC pin selects NMOS (GND) or CMOS (VCCO) timing and level behavior - no hardware redesign needed for different processor families. |
| Early-Warning NMI Generator | 2.54 V IN-pin trip point with 3-cycle hysteresis prevents false triggers from supply noise while enabling configurable voltage-sense thresholds. |
| Integrated SRAM Backup Control | VCCO switching + CEO write-protection activation at VCCTP ensures data integrity during VCC collapse without external logic. |
| Ultra-Low Battery Drain | <100 nA IBAT at 25°C extends coin-cell life beyond 10 years in storage or standby applications. |
| Configurable Watchdog Timer | 400 ms typical timeout (100–600 ms range) with ST strobe interface - disables automatically if IN is grounded in CMOS mode. |
Applications
| Industrial Data Logger | Medical Patient Monitor |
|---|---|
Use Scenario: Continuous sensor logging with battery backup during AC mains interruption. IC Role / Device Role / Timing Role: DS1236-10+ monitors VCC, asserts NMI at 4.7 V (via IN divider), then triggers RST at 4.37 V to halt CPU and protect SRAM contents. Use Value: Enables >200 ms of deterministic shutdown time for EEPROM commit before power loss. | Use Scenario: Portable ECG device operating on Li-MnO₂ cell with AC adapter fallback. IC Role / Device Role / Timing Role: DS1236-10+ uses WC/SC to enter sleep mode during idle periods, reducing system current to <1 μA; wakes on PBRST or VCC rise. Use Value: Extends battery runtime by 40% versus always-on supervision, while maintaining instant-on capability. |
| Point-of-Sale Terminal | Smart Energy Meter |
Use Scenario: Transaction rollback and secure memory wipe during unexpected power loss. IC Role / Device Role / Timing Role: DS1236-10+ drives CEO high at VCCTP to disable SRAM writes, then asserts RST to freeze CPU mid-instruction. Use Value: Prevents partial transaction commits and memory corruption during brownout events. | Use Scenario: Tamper-resistant meter with real-time clock and flash memory retention during grid outage. IC Role / Device Role / Timing Role: DS1236-10+ supplies VCCO to RTC and SRAM, monitors 5 V rail, and pulses NMI to trigger flash checkpoint before RST activation. Use Value: Guarantees accurate kWh accumulation and tamper logs survive >10-year battery life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691ACPE+ | 5% VCC threshold (4.75 V), no NMI output, integrated 1.25 V reference for external monitoring. | Lacks early-warning interrupt; suited for simpler reset-only systems without firmware shutdown requirements. | Select when only precise power-on reset and brownout protection are needed, not graceful shutdown. |
| DS1233M-10+ | Single active-low RST output, no VCCO switching, no watchdog timer, no NMI, 10% threshold. | Basic reset supervisor only; cannot support SRAM backup or software-triggered shutdown sequences. | Select for cost-sensitive designs where memory backup and NMI are unnecessary. |
Compared with MAX691ACPE+ and DS1233M-10+, the DS1236-10+ uniquely combines 10% VCC monitoring, dual-mode reset, NMI early warning, watchdog timer, and integrated SRAM backup control - making it the only option for systems requiring coordinated firmware-initiated shutdown and nonvolatile data retention.
Availability
DS1236-10+ is available at Aetrix Electronics and suitable for industrial data loggers, medical patient monitors, point-of-sale terminals, and smart energy meters requiring stable component supply across extended product lifecycles.
Supply support for DS1236-10+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in analog, mixed-signal, and power management ICs for industrial, automotive, and communications applications.
The DS1236-10+ belongs to Maxim's MicroManager family of supervisory ICs, designed specifically for robust power monitoring, reset sequencing, and nonvolatile memory backup in mission-critical embedded systems.
FAQ
What is the VCC trip point tolerance for DS1236-10+?
The DS1236-10+ has a guaranteed 10% VCC trip point tolerance, meaning it asserts reset when VCC falls below 4.25 V (min) and above 4.50 V (max), with a typical value of 4.37 V at 25°C. This specification is explicitly defined in the Absolute Maximum and DC Electrical Characteristics tables of the official Maxim datasheet for DS1236-10+.
How does DS1236-10+ support nonvolatile SRAM backup?
The DS1236-10+ supports nonvolatile SRAM backup through two integrated functions: (1) VCCO pin delivers the higher of VCC or VBAT to SRAM, ensuring continuous power; and (2) CEO pin is forced high at VCCTP to unconditionally disable SRAM writes, preventing data corruption during power collapse. These actions are automatic and require no external components.
Can DS1236-10+ generate an early-warning interrupt before reset?
Yes, DS1236-10+ generates a non-maskable interrupt (NMI) via its IN pin when the monitored voltage drops below 2.54 V (VTP), providing ≥200 μs of warning before RST activation at VCCTP. This allows firmware to execute critical save routines - a capability confirmed in the "Non-Maskable Interrupt" section of the DS1236-10+ datasheet.
What is the watchdog timer timeout range for DS1236-10+?
The DS1236-10+ watchdog timer has a timeout range of 100 ms (min) to 600 ms (max), with a typical value of 400 ms. The timer resets on each high-to-low transition at the ST pin; failure to strobe within this window forces RST assertion. This parameter is specified in the AC Electrical Characteristics table of the DS1236-10+ datasheet.
Does DS1236-10+ support both NMOS and CMOS microprocessors?
Yes, DS1236-10+ supports both NMOS and CMOS microprocessors via the RC pin: grounding RC configures NMOS mode (active-low RST, tri-state NMI during VCC decay), while tying RC to VCCO enables CMOS mode (active-high RST, pulsed NMI for stop-mode entry). This dual-mode operation is documented in the "Reset Control" section of the DS1236-10+ datasheet.
DS1236-10+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroManager
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 25ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
DS1236-10+ FAQ
1.How can I place an order for DS1236-10+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1236-10+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1236-10+ reliable?
The price and inventory of DS1236-10+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1236-10+ is usually 5 days.
3.What payment methods are accepted for DS1236-10+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1236-10+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1236-10+?
DS1236-10+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1236-10+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1236-10+?
For technical support, including DS1236-10+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1236-10+ requirements.
6.How does Aetrix verify that DS1236-10+ is sourced from the original manufacturer or authorized distributors?
All DS1236-10+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1236-10+ meets industry standards.
7.What is the process for return or replacement of DS1236-10+?
All DS1236-10+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1236-10+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1236-10+ part is unused and in its original packaging.
Return procedure for DS1236-10+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1236-10+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
