My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1236A-5N
- Part No.:
- DS1236A-5N
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1236A-5N.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:351
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1236A-5N from Maxim Integrated is a microprocessor supervisory IC that integrates power-fail detection, watchdog timer, non-maskable interrupt (NMI), pushbutton reset, and SRAM battery backup control in a single 16-pin SOIC package. It provides 4.75 V ±5% VCC trip point, 200–500 μs NMI pulse width, and <100 nA battery current at 25°C for use in battery-backed embedded systems requiring orderly shutdown and data retention.
For engineers reviewing the DS1236A-5N datasheet, DS1236A-5N pinout, DS1236A-5N application, or DS1236A-5N equivalent, key selection criteria include its dual-mode reset control (NMOS/CMOS), programmable early-warning voltage sensing via IN pin, VCCO-switched SRAM supply, and industrial-grade -40°C to +85°C operation with optional temperature range.
Technical Context
The DS1236A-5N implements a bandgap-referenced precision comparator for 5% VCC monitoring (VCCTP = 4.75 V typical), generating active-high and active-low RST outputs with ≥25 ms minimum assertion time after power-up. Its internal watchdog timer features 100–600 ms timeout (400 ms typical) triggered by ST input strobing, and supports CMOS/NMOS mode selection via RC pin logic level.
It delivers dual-power-path control: VCCO switches between VCC and VBAT (3 V) to sustain SRAM during main supply loss, while CEO write-protects memory upon VCCTP breach. The IN pin enables user-defined early-warning threshold (VTP = 2.54 V) with built-in 100 μs noise immunity via triple-sampling hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.75 V (5% option), ensures reset activation before critical microprocessor brownout |
| NMI Pulse Width | 200–500 μs, provides deterministic early warning for software-initiated shutdown |
| Battery Current | <100 nA at 25°C, minimizes SRAM data retention drain on 3 V coin cell |
| Watchdog Timeout | 100–600 ms, prevents runaway code without requiring firmware intervention |
| VCCO Output Capability | 1 mA at VBAT−0.7 V, sustains low-power SRAM during extended VCC loss |
| Reset Assertion Time | 25–150 ms after VCC valid, guarantees stable power before processor release |
| IN Input Threshold | 2.54 V ±0.04 V, enables precise early-warning voltage sense via external resistor divider |
Pinout & Package
DS1236A-5N is housed in a 16-pin SOIC (300-mil) package with standard DIP-compatible footprint. Pin functions are electrically identical to the 16-pin DIP variant but optimized for surface-mount assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT | +3 V battery input | Provides backup power path for VCCO and internal logic during VCC loss |
| VCCO | Switched SRAM supply output | Delivers higher of VCC or VBAT to SRAM, enabling nonvolatile memory operation |
| VCC | +5 V primary supply input | Primary power source; monitored for 4.75 V trip point in DS1236A-5N variant |
| GND | Ground reference | Common return for all analog and digital circuitry |
| PF / PF | Power-fail indicators (active high/low) | Drive external MOSFETs for seamless VCC-to-battery switchover in high-current systems |
| WC/SC | Wake-up/Sleep control | Disables comparators and enters ultra-low-power sleep mode when asserted |
| RC | Reset control input | Selects NMOS (GND) or CMOS (VCCO) timing/level behavior for RST/NMI outputs |
| IN | Early-warning voltage sense | High-impedance input referenced to 2.54 V internal threshold for user-defined trip point |
| NMI | Non-maskable interrupt output | Pulses low for 200–500 μs to signal impending power failure before VCC collapse |
| ST | Strobe input | Resets watchdog timer on high-to-low transition; prevents unintended reset if software stalls |
| CEO / CEI | Chip enable output/input | CEO goes high to disable SRAM writes when VCC falls below trip point; CEI enables memory access |
| PBRST | Pushbutton reset input | Debounced active-low input triggering ≥25 ms reset pulse on release |
| RST / RST | Reset outputs (active low/high) | Simultaneously assert complementary reset signals to support NMOS or CMOS processors |
Key Features
| Feature | Design Value |
|---|---|
| Dual-mode reset architecture | RC pin selects NMOS (continuous reset during brownout) or CMOS (pulsed NMI + stop-mode entry) behavior |
| Programmable early-warning detection | IN pin accepts user-defined voltage thresholds via resistor divider, with 2.54 V internal reference and noise immunity |
| SRAM battery backup controller | VCCO automatically switches to VBAT; CEO write-protects memory within 7–44 μs of VCC failure |
| Ultra-low battery drain | <100 nA quiescent current preserves 3 V coin cell life for multi-year data retention |
| Industrial temperature support | Rated for -40°C to +85°C operation, validated across full voltage and timing specs |
Applications
| Handheld Medical Data Logger | Industrial PLC Memory Module |
|---|---|
Use Scenario: Portable ECG recorder with flash storage and real-time clock must retain sensor calibration and timestamped waveforms during battery swaps. IC Role / Device Role / Timing Role: DS1236A-5N monitors main Li-ion supply, triggers NMI at 4.8 V to initiate graceful save-to-flash, then asserts RST only after VCC drops to 4.75 V to prevent partial writes. Use Value: Prevents SRAM corruption during hot-swap by decoupling early warning (NMI) from hard reset (RST), enabling deterministic firmware-controlled shutdown. | Use Scenario: Programmable logic controller retains I/O configuration and runtime variables in static RAM during AC mains interruption. IC Role / Device Role / Timing Role: DS1236A-5N supplies VCCO from backup supercapacitor, drives CEO to freeze memory writes at 4.75 V, and pulses PF to engage external MOSFET for seamless 5 V rail holdup. Use Value: Eliminates need for discrete power-path controllers and external reset supervisors, reducing BOM count and PCB area in DIN-rail mounted modules. |
| Smart Meter Battery Backup | Avionics Health Monitor |
Use Scenario: Utility meter uses coin-cell battery to preserve tamper logs and billing cycle counters during grid outages lasting hours. IC Role / Device Role / Timing Role: DS1236A-5N operates in CMOS mode (RC = VCCO), enabling microcontroller stop mode upon NMI, then maintains VCCO at VBAT−0.7 V to sustain SRAM at sub-μA current. Use Value: Extends 3 V CR2032 life beyond 10 years by limiting battery load to <100 nA except during brief NMI-triggered wake cycles. | Use Scenario: Flight data recorder must survive transient brownouts during engine start and maintain volatile buffer memory for post-event analysis. IC Role / Device Role / Timing Role: DS1236A-5N configured in NMOS mode (RC = GND) issues immediate RST on VCC dip below 4.75 V while pulsing NMI to log fault timestamp before reset. Use Value: Guarantees deterministic reset timing (25–150 ms) and eliminates race conditions between power monitor and processor clock domains in DO-254-compliant designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691ACPE+ | 5 V supply monitor only (no NMI, no VCCO switching, no watchdog); 4.65 V trip point | Lacks early-warning interrupt and SRAM backup control; suitable only for basic reset-only systems | Choose when cost sensitivity outweighs need for orderly shutdown and memory retention |
| DS1233M-5+ | Single active-low reset output; no NMI, no VCCO, no watchdog; 4.65 V trip | Minimalist reset supervisor with no battery management or intelligent power sequencing | Select for legacy NMOS systems where only power-on/power-fail reset is required |
Compared with MAX691ACPE+ and DS1233M-5+, the DS1236A-5N uniquely integrates early-warning NMI, VCCO-based SRAM backup, and configurable watchdog-enabling firmware-controlled shutdown instead of forced reset, which is essential for data integrity in battery-backed embedded systems.
Availability
DS1236A-5N is available at Aetrix Electronics and suitable for handheld medical devices, industrial PLC memory modules, smart meter battery backup, and avionics health monitors requiring stable component supply with long-term lifecycle support.
Supply support for DS1236A-5N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, automotive, and communications applications.
The DS1236A-5N belongs to Maxim's MicroManager family of supervisory ICs, engineered specifically for microprocessor-based systems needing coordinated power monitoring, reset control, and nonvolatile memory backup in space-constrained, battery-sensitive environments.
FAQ
What is the exact VCC trip point specification for DS1236A-5N?
The DS1236A-5N has a guaranteed 5% VCC trip point of 4.75 V (minimum), 4.62 V (typical), and 4.75 V (maximum) per its datasheet. This tighter tolerance versus the standard DS1236A (10% trip at 4.5 V) ensures earlier and more consistent reset activation during marginal 5 V supply conditions, directly supporting robust operation in industrial power environments where ripple and sag are common.
How does DS1236A-5N handle early power-fail warning differently than basic reset supervisors?
The DS1236A-5N provides a dedicated non-maskable interrupt (NMI) output that pulses low for 200–500 μs when the IN pin voltage crosses its 2.54 V threshold-well before the 4.75 V VCC trip point triggers RST. This allows firmware to execute controlled data save, state capture, or communication handshaking prior to hard reset, unlike basic supervisors that only assert reset after supply collapse.
Can DS1236A-5N operate without a battery connected to VBAT?
Yes, DS1236A-5N can operate with VBAT grounded, functioning as a standard 5 V reset supervisor with watchdog and pushbutton reset-but it loses NMI early-warning capability, VCCO switching, and CEO write-protection. In this mode, RC must be tied to GND (NMOS mode), and all battery-dependent features including <100 nA quiescent current are disabled; ICC rises to 4 mA typical.
What is the role of the RC pin in DS1236A-5N, and how does it affect system behavior?
The RC pin selects between NMOS mode (RC = GND) and CMOS mode (RC = VCCO). In NMOS mode, DS1236A-5N asserts continuous RST during brownout and tri-states NMI at VBAT to conserve battery. In CMOS mode, it pulses NMI for early warning and holds RST inactive during VCC decay, enabling microcontroller stop-mode entry-critical for ultra-low-power handheld applications using DS1236A-5N.
Does DS1236A-5N support industrial temperature range, and is it validated across specs?
Yes, DS1236A-5N is explicitly rated for -40°C to +85°C operation per its Absolute Maximum Ratings table, and all DC/AC electrical characteristics-including VCCTP (4.75 V), tRST (25–150 ms), and IBAT (<100 nA)-are specified over this full industrial temperature range, ensuring reliable performance in harsh environments without derating.
DS1236A-5N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroManager
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.62V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 25ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
DS1236A-5N FAQ
1.How can I place an order for DS1236A-5N through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1236A-5N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1236A-5N reliable?
The price and inventory of DS1236A-5N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1236A-5N is usually 5 days.
3.What payment methods are accepted for DS1236A-5N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1236A-5N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1236A-5N?
DS1236A-5N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1236A-5N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1236A-5N?
For technical support, including DS1236A-5N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1236A-5N requirements.
6.How does Aetrix verify that DS1236A-5N is sourced from the original manufacturer or authorized distributors?
All DS1236A-5N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1236A-5N meets industry standards.
7.What is the process for return or replacement of DS1236A-5N?
All DS1236A-5N units undergo pre-shipment inspection (PSI). If there is an issue with DS1236A-5N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1236A-5N part is unused and in its original packaging.
Return procedure for DS1236A-5N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1236A-5N Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
