Analog Devices Inc./Maxim Integrated DS1236S-10
- Part No.:
- DS1236S-10
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1236S-10.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,686
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1236S-10 from Maxim Integrated is a microprocessor supervisory IC providing power-fail detection, reset control, watchdog timing, nonvolatile SRAM backup, and early-warning NMI generation. It features 10% VCC trip point (4.25–4.50 V), <100 nA battery current at 25°C, 25 ms minimum reset pulse width, and dual active-high/active-low RST outputs. Used in battery-backed embedded systems requiring orderly shutdown and data retention.
For engineers reviewing the DS1236S-10 datasheet, DS1236S-10 pinout, DS1236S-10 application, or DS1236S-10 equivalent, key selection considerations include its dual-reset output polarity support, VBAT-backed VCCO switching, NMOS/CMOS mode selection via RC pin, and integrated 400 ms watchdog timer with ST input.
Technical Context
The DS1236S-10 integrates a bandgap voltage reference and precision comparator for 5 V supply monitoring with 10% tolerance (VCCTP = 4.25–4.50 V). Its dual RST outputs (active-high and active-low) are synchronized to power-fail events and support both NMOS (RC = GND) and CMOS (RC = VCCO) processor modes.
A 400 ms typical watchdog timer resets on ST strobe; timeout forces RST activation for ≥25 ms. The IN pin enables user-configurable early-warning threshold (VTP = 2.50–2.60 V) triggering a 200–500 μs NMI pulse, with built-in 3-cycle hysteresis to reject noise.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.25–4.50 V (10% tolerance); triggers RST/NMI when 5 V rail falls below operational threshold |
| Battery Current (IBAT) | <100 nA at 25°C; enables multi-year SRAM data retention on coin-cell batteries |
| Reset Pulse Width (tRST) | 25–150 ms; ensures reliable microprocessor initialization after power recovery |
| Watchdog Timeout | 100–600 ms; detects software hang and forces controlled reset without external components |
| NMI Pulse Width (tNMI) | 200–500 μs; provides deterministic early warning before power failure reaches critical level |
| VCCO Output Capability | 100 mA at VCC−0.3 V; powers SRAM during main supply operation; 1 mA at VBAT−0.7 V for data retention |
| IN Pin Trip Voltage (VTP) | 2.50–2.60 V; high-impedance input for resistor-divider-based custom voltage sensing |
Pinout & Package
DS1236S-10 is available in 16-pin SOIC (300-mil) package. Pin functions are validated per Maxim's official DS1236 datasheet Rev. 0, pages 2–3 and mechanical drawings section.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT | +3 V battery input | Provides nonvolatile power to internal logic and VCCO during VCC loss; enables SRAM/data retention |
| VCCO | Switched SRAM supply output | Automatically selects higher of VCC or VBAT; powers SRAM in both normal and backup modes |
| VCC | +5 V primary supply input | Main system power source; monitored for out-of-tolerance condition triggering RST/PF/NMI |
| GND | Ground reference | Common return path for all analog/digital circuits; required for accurate voltage reference operation |
| PF / PF | Power-fail indicators (active-high / active-low) | Drive external MOSFETs or power switches to transition load between VCC and VBAT during brownout |
| WC/SC | Wake-up/Sleep control | Disables comparators and enters ultra-low-power sleep mode; reduces ICC to 20 μA |
| RC | Reset control input | Selects NMOS (GND) or CMOS (VCCO) mode; determines RST polarity, NMI behavior, and power-down sequencing |
| IN | Early-warning voltage sense input | High-Z input referenced to 2.54 V internal threshold; supports user-defined trip point via resistor divider |
| NMI | Non-maskable interrupt output | Pulses low for ≥200 μs upon IN falling below VTP; signals impending power failure to processor |
| ST | Strobe input | Resets watchdog timer on high-to-low edge; prevents false timeout during normal software execution |
| CEO / CEI | Chip enable output / input | CEO follows CEI during normal operation; forced high during VCC fail to unconditionally write-protect SRAM |
| PBRST | Pushbutton reset input | Debounced active-low input; generates ≥25 ms RST pulse on button release for manual system reset |
| RST / RST | Reset outputs (active-low / active-high) | Synchronized active-low and active-high signals; drive processor reset pins directly in NMOS/CMOS systems |
Key Features
| Feature | Design Value |
|---|---|
| Dual-mode reset control (NMOS/CMOS) | RC pin configures timing and polarity: NMOS mode asserts continuous RST during brownout; CMOS mode issues pulsed NMI then holds RST inactive for Stop-mode entry |
| Integrated SRAM backup switching | VCCO automatically sources from VCC or VBAT (whichever is higher), eliminating need for external diode-OR or power-path ICs |
| Programmable early-warning threshold | IN pin accepts resistor-divider input to set custom voltage trip point (e.g., 4.8 V on 5 V rail or 9.0 V on 12 V rail) independent of VCCTP |
| Watchdog with configurable disable | 400 ms timeout disabled by grounding IN (in CMOS mode) or leaving ST open; avoids unintended resets in idle firmware |
| Freshness seal function | Three negative pulses on IN during shipment disconnect VBAT internally; prevents battery drain before first power-up |
| Industrial temperature option | DS1236S-10 operates from 0°C to +70°C; industrial-grade variant DS1236S-10I supports −40°C to +85°C |
Applications
| Battery-Backed Data Logger | Medical Diagnostic Handheld |
|---|---|
|
Use Scenario: Portable device records sensor data to SRAM during intermittent operation, retaining contents across battery swaps or AC outages. IC Role / Device Role / Timing Role: DS1236S-10 monitors VCC, switches SRAM supply to VBAT, asserts NMI to trigger save-to-flash, then writes-protects memory as VCC collapses. Use Value: Guarantees zero data loss during power transitions; eliminates need for external power-switching FETs or discrete supervisors. |
Use Scenario: Handheld ultrasound unit enters low-power "stop mode" when idle, waking only on button press or scheduled scan. IC Role / Device Role / Timing Role: DS1236S-10 uses WC/SC to gate internal comparators, reducing ICC to 20 μA; PBRST and ST jointly manage wake/reset sequencing. Use Value: Extends single CR2032 battery life beyond 12 months in standby; meets IEC 62304 power-efficiency requirements. |
| Industrial PLC I/O Module | Point-of-Sale Terminal |
|
Use Scenario: DIN-rail mounted controller maintains real-time clock and configuration registers during 100 ms line dips or fuse clearing. IC Role / Device Role / Timing Role: DS1236S-10 detects VCC sag to 4.25 V, asserts PF to switch auxiliary 3.3 V rail, and holds CEO high to lock SRAM until VCC recovers. Use Value: Prevents register corruption during transient brownouts; satisfies EN 61000-4-11 immunity testing requirements. |
Use Scenario: Retail terminal performs secure transaction logging to nonvolatile SRAM, requiring tamper-proof power-loss handling. IC Role / Device Role / Timing Role: DS1236S-10 monitors 5 V supply, triggers NMI at 4.7 V to initiate cryptographic commit, then forces RST at 4.3 V to halt CPU before memory write completes. Use Value: Ensures atomic transaction commit prior to power collapse; meets PCI PTS v6.0 power-fail integrity mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX690TSA+ | Single active-low RST; no NMI output; 5% VCC threshold only (4.75 V); no VCCO switching or WC/SC pin | Lacks early-warning capability and SRAM backup control; suitable only for basic reset-only systems | Choose when cost sensitivity outweighs need for NMI, memory backup, or dual-reset polarity |
| DS1233M-10+ | 3-pin SOT-23 package; no watchdog, no NMI, no VCCO, no WC/SC; only power-on/power-fail reset with 200 ms timeout | Minimalist reset supervisor; no memory management or intelligent shutdown sequencing | Choose for space-constrained designs where only POR/PFR functionality is required |
Compared with MAX690TSA+ and DS1233M-10+, the DS1236S-10 uniquely integrates SRAM power switching, programmable early-warning NMI, and dual-mode reset control-enabling full nonvolatile system behavior without external logic or FETs.
Availability
DS1236S-10 is available at Aetrix Electronics and suitable for battery-backed data loggers, medical handhelds, industrial PLC modules, and point-of-sale terminals requiring stable component supply and long-term lifecycle support.
Supply support for DS1236S-10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, automotive, and computing applications.
The DS1236S-10 belongs to Maxim's MicroManager family, engineered specifically for nonvolatile microprocessor system supervision-combining power monitoring, reset generation, memory backup, and intelligent shutdown in a single 16-pin IC.
FAQ
What is the VCC trip point tolerance for DS1236S-10?
The DS1236S-10 has a guaranteed 10% VCC trip point tolerance, meaning it asserts RST and PF when VCC falls below 4.25 V (min) and recovers above 4.50 V (max), with typical VCCTP at 4.37 V. This is distinct from the DS1236-5 variant, which uses a tighter 5% threshold centered at 4.62 V.
How does DS1236S-10 support nonvolatile SRAM operation?
The DS1236S-10 supports nonvolatile SRAM by providing VCCO-a switched output that automatically sources from VCC during normal operation or VBAT during power loss-and CEO, which is forced high during VCC failure to unconditionally write-protect SRAM. This eliminates external diodes, FETs, or glue logic required in discrete implementations.
Can DS1236S-10 generate an early-warning interrupt before power failure?
Yes, the DS1236S-10 generates a non-maskable interrupt (NMI) when the voltage at its IN pin falls below 2.50–2.60 V. Using an external resistor divider, designers can configure this to trigger at any user-defined threshold-e.g., 4.8 V on a 5 V rail-providing up to 200 μs of warning before RST activation at 4.25 V.
What is the function of the RC pin on DS1236S-10?
The RC pin on DS1236S-10 selects operating mode: tied to GND for NMOS systems (continuous RST during brownout), or to VCCO for CMOS systems (pulsed NMI followed by Stop-mode entry). It also determines NMI behavior, CEO timing, and RST polarity-making DS1236S-10 adaptable to both volatile and nonvolatile processor architectures.
Does DS1236S-10 include a watchdog timer, and how is it configured?
Yes, DS1236S-10 includes a watchdog timer with 100–600 ms timeout (typ. 400 ms), reset by high-to-low transitions on the ST pin. It is disabled by grounding IN in CMOS mode or leaving ST open. In NMOS mode, the watchdog remains active regardless of IN state and provides fail-safe recovery if firmware hangs.
DS1236S-10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroManager
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 25ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1236S-10 FAQ
1.How can I place an order for DS1236S-10 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1236S-10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1236S-10 reliable?
The price and inventory of DS1236S-10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1236S-10 is usually 5 days.
3.What payment methods are accepted for DS1236S-10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1236S-10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1236S-10?
DS1236S-10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1236S-10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1236S-10?
For technical support, including DS1236S-10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1236S-10 requirements.
6.How does Aetrix verify that DS1236S-10 is sourced from the original manufacturer or authorized distributors?
All DS1236S-10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1236S-10 meets industry standards.
7.What is the process for return or replacement of DS1236S-10?
All DS1236S-10 units undergo pre-shipment inspection (PSI). If there is an issue with DS1236S-10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1236S-10 part is unused and in its original packaging.
Return procedure for DS1236S-10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1236S-10 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

