My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1236S-10+
- Part No.:
- DS1236S-10+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1236S-10+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,651
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1236S-10+ from Maxim Integrated is a microprocessor supervisory IC that provides power-fail detection, reset control, nonvolatile SRAM backup, watchdog timer, and early-warning NMI generation for 5V systems. It features 10% VCC trip point (4.37V typical), <100 nA battery current at 25°C, dual active-high/active-low RST outputs, and supports both NMOS and CMOS processor modes via RC pin configuration.
For engineers reviewing the DS1236S-10+ datasheet, DS1236S-10+ pinout, DS1236S-10+ application, or DS1236S-10+ equivalent, key selection considerations include its dual-reset output polarity, VCCO switched SRAM supply, programmable early-warning threshold via IN pin, and integrated freshness seal for battery conservation during shipment.
Technical Context
The DS1236S-10+ integrates a bandgap voltage reference and precision comparator to monitor VCC with 10% tolerance (VCCTP = 4.37V typ), triggering RST/RST within 175 μs of out-of-tolerance detection. Its dual-mode reset control (RC pin) configures timing and polarity for NMOS (RC = GND) or CMOS (RC = VCCO) processors, enabling either continuous reset assertion or pulsed NMI + controlled shutdown.
A 400 ms typical watchdog timer resets on ST strobe timeout; NMI generation uses internal 30 kHz sampling with triple-consecutive-out-of-tolerance hysteresis to reject noise. The IN pin accepts user-defined voltage thresholds (VTP = 2.54V) via external resistor divider, enabling early warning at system input or regulated rail.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.37 V typical; triggers reset when 5V supply falls below 4.5V, ensuring last-moment processor halt before brownout. |
| Battery Current | <100 nA at 25°C; enables multi-year data retention in battery-backed SRAM without significant drain. |
| RST Active Time | 25–150 ms minimum; guarantees stable power-up sequencing and microprocessor initialization. |
| Watchdog Timeout | 400 ms typical (max 600 ms); detects software lockup by requiring periodic ST strobes. |
| NMI Pulse Width | 200–500 μs; delivers deterministic early-warning interrupt for orderly shutdown before reset. |
| VCCO Output Capability | 100 mA at VCC−0.3V; powers SRAM directly during normal operation without external regulator. |
| IN Pin Trip Voltage | 2.54 V; sets user-configurable early-warning threshold via external resistor divider on IN pin. |
Pinout & Package
DS1236S-10+ is available in 16-pin SOIC (300-mil) package, pin-compatible with 16-pin DIP variants. Package dimensions conform to JEDEC MS-012AC standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT | +3V Battery Input | Provides nonvolatile power to control logic and VCCO during main supply loss; enables SRAM data retention. |
| VCCO | Switched SRAM Supply Output | Auto-selects between VCC (5V) and VBAT (3V) to power SRAM; maintains memory integrity across power transitions. |
| VCC | +5V Power Supply Input | Main system supply monitored for brownout; trip point set to 4.37V typical for 10% tolerance. |
| GND | Ground Reference | Common return for all analog and digital circuitry; critical for accurate voltage monitoring and reset timing. |
| PF / PF | Power-Fail Indicator (Active High/Low) | Drives external MOSFETs to switch load between VCC and VBAT; enables seamless switchover in high-current backup systems. |
| WC/SC | Wake-Up/Sleep Control | Disables comparators and enters ultra-low-power sleep mode; allows CMOS processor to enter stop mode with full nonvolatility. |
| RC | Reset Control | Selects NMOS (RC=GND) or CMOS (RC=VCCO) mode; determines RST/NMI timing, polarity, and battery isolation behavior. |
| IN | Early Warning Input | User-configurable voltage sense node (VTP=2.54V); generates NMI before VCC trip for preemptive shutdown. |
| NMI | Non-Maskable Interrupt | Pulsed low for 200–500 μs upon IN threshold breach; signals impending power failure to processor without masking. |
| ST | Strobe Input | Resets watchdog timer on high-to-low transition; software must assert periodically to prevent timeout-induced reset. |
| CEO / CEI | Chip Enable Output/Input | CEO unconditionally write-protects SRAM when VCC fails; CEI enables synchronous memory access during nominal operation. |
| PBRST | Pushbutton Reset Input | Debounced active-low input; asserts RST for ≥25 ms on button release, independent of VCC status if VCC > VBAT. |
| RST / RST | Reset Outputs (Active Low/High) | Dual-polarity reset signals; support NMOS (active-low dominant) and CMOS (active-high compatible) processor interfaces. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Early Warning Threshold | IN pin accepts user-defined voltage via resistor divider (VTP = 2.54V), enabling detection at system input or intermediate rail before VCC collapse. |
| Mode-Selectable Reset Architecture | RC pin configures NMOS (continuous reset hold) or CMOS (NMI-first + controlled wake-up) behavior - no hardware change required. |
| Integrated Freshness Seal | Three negative pulses on IN pin disable battery path during storage; prevents capacity loss prior to end-system deployment. |
| Ultra-Low Battery Drain | <100 nA IBAT at 25°C ensures >10-year SRAM data retention on standard 3V lithium coin cell without voltage regulation. |
| VCCO Switched Power Path | Automatically routes VCC or VBAT to SRAM; eliminates need for external diode-OR or power-path IC in nonvolatile memory designs. |
Applications
| Industrial Data Logger | Medical Patient Monitor |
|---|---|
Use Scenario: Continuous sensor logging with battery backup during AC mains interruption. IC Role / Device Role / Timing Role: DS1236S-10+ monitors 5V rail, asserts NMI at 4.7V (via IN divider) to trigger firmware save, then holds RST during brownout while VCCO sustains SRAM. Use Value: Guarantees zero-data-loss shutdown with ≥200 μs NMI warning and 25 ms minimum RST hold, even during rapid 100 μs VCC slew. | Use Scenario: Portable ECG unit operating on rechargeable Li-ion with SRAM-based waveform buffer. IC Role / Device Role / Timing Role: DS1236S-10+ configures RC=VCCO for CMOS mode, enabling processor stop mode on NMI; VCCO supplies SRAM from battery when VCC drops below VBAT. Use Value: Extends battery life by 40% via sleep mode activation and eliminates SRAM corruption risk during 500 ms power interruption. |
| Point-of-Sale Terminal | Smart Energy Meter |
Use Scenario: Transaction rollback protection during grid instability in retail kiosks. IC Role / Device Role / Timing Role: DS1236S-10+ uses PBRST for manual reset and watchdog ST strobe from CPU bus; RST/RST ensure atomic transaction abort on power anomaly. Use Value: Prevents partial writes to flash memory by enforcing 100 ms reset pulse after VCC fall, synchronized with EEPROM commit cycle. | Use Scenario: Tamper-resistant meter with secure SRAM storing encryption keys and usage logs. IC Role / Device Role / Timing Role: DS1236S-10+ asserts CEO high within 44 μs of VCC fail to write-protect SRAM; PF drives external MOSFET to isolate meter MCU from failing supply. Use Value: Meets IEC 62056-21 tamper requirements by guaranteeing SRAM write-protection before VCC drops below 4.25V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX690AESA+ | Single active-low RST output; no NMI, no IN pin, no VCCO switching; 4.65V fixed trip point. | Lacks early warning and SRAM backup control; suitable only for basic reset-only systems. | Choose MAX690AESA+ only when NMI, battery-backed SRAM, or user-adjustable trip points are unnecessary. |
| DS1233M-10+ | 3-pin SOT-23 package; no VCCO, no NMI, no watchdog; 4.63V trip; consumes 10 μA vs. DS1236S-10+'s 4 mA active current. | Targeted at space-constrained, low-complexity reset supervision without memory backup or intelligent shutdown. | Select DS1233M-10+ for footprint-limited designs where SRAM backup and early warning are omitted. |
Compared with MAX690AESA+ and DS1233M-10+, the DS1236S-10+ uniquely integrates VCCO switching, dual-polarity RST, NMI-driven pre-fail response, and programmable trip thresholds - making it the only option for robust nonvolatile SRAM systems requiring deterministic shutdown sequencing.
Availability
DS1236S-10+ is available at Aetrix Electronics and suitable for industrial data loggers, medical patient monitors, point-of-sale terminals, and smart energy meters requiring stable component supply with long-term lifecycle support.
Supply support for DS1236S-10+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, medical, and communications applications.
The DS1236 product line was designed to provide comprehensive power supervision, memory backup, and intelligent shutdown control for microprocessor-based systems operating in harsh or battery-dependent environments.
FAQ
What is the function of the RC pin on the DS1236S-10+?
The RC pin on the DS1236S-10+ selects operational mode: tied to GND for NMOS systems (continuous reset assertion during power loss) or to VCCO for CMOS systems (NMI-first shutdown with processor stop mode). This single pin reconfigures RST/NMI timing, polarity, and battery isolation behavior without changing external circuitry - a core design feature enabling one IC to serve two distinct processor architectures.
How does the DS1236S-10+ protect SRAM during power failure?
The DS1236S-10+ protects SRAM by switching VCCO from VCC to VBAT before VCC collapses, then asserting CEO high within 44 μs of VCC falling below trip point to unconditionally write-protect memory. This sequence ensures no partial writes occur during brownout, and the <100 nA battery current preserves data for years - a capability confirmed in DS1236S-10+ datasheet sections "Memory Backup" and "DC Electrical Characteristics".
Can the DS1236S-10+ generate an early warning before reset activation?
Yes, the DS1236S-10+ generates a non-maskable interrupt (NMI) pulse 200–500 μs wide when the voltage at the IN pin falls below 2.54V - which can be set to trigger well before the 4.37V VCC trip point using an external resistor divider. This gives the microprocessor time to execute critical save routines before RST activates, a behavior explicitly documented in the "Non-Maskable Interrupt" section of the DS1236S-10+ datasheet.
What is the purpose of the WC/SC pin on the DS1236S-10+?
The WC/SC (Wake-up/Sleep Control) pin on the DS1236S-10+ disables internal comparators and places the IC into ultra-low-power sleep mode, allowing the host CMOS processor to enter stop mode while maintaining full nonvolatility. When asserted, it halts watchdog, power monitoring, and NMI functions - reducing system current to microamp levels without compromising SRAM retention or reset readiness.
Does the DS1236S-10+ support external power switching for high-current loads?
Yes, the DS1236S-10+ provides complementary PF and PF outputs specifically designed to drive external MOSFETs for high-current power switchover between VCC and VBAT. These outputs transition at VBAT threshold to ensure smooth, glitch-free load transfer - a capability verified in Figure 9 ("Power Switching") and "Power Switching" section of the DS1236S-10+ datasheet, distinguishing it from basic reset supervisors.
DS1236S-10+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroManager
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 25ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1236S-10+ FAQ
1.How can I place an order for DS1236S-10+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1236S-10+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1236S-10+ reliable?
The price and inventory of DS1236S-10+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1236S-10+ is usually 5 days.
3.What payment methods are accepted for DS1236S-10+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1236S-10+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1236S-10+?
DS1236S-10+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1236S-10+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1236S-10+?
For technical support, including DS1236S-10+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1236S-10+ requirements.
6.How does Aetrix verify that DS1236S-10+ is sourced from the original manufacturer or authorized distributors?
All DS1236S-10+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1236S-10+ meets industry standards.
7.What is the process for return or replacement of DS1236S-10+?
All DS1236S-10+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1236S-10+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1236S-10+ part is unused and in its original packaging.
Return procedure for DS1236S-10+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1236S-10+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
