Analog Devices Inc./Maxim Integrated DS1238-10N
- Part No.:
- DS1238-10N
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1238-10N.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,219
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1238-10N from Maxim Integrated (now Analog Devices) is a microprocessor supervisory IC providing power-fail detection, watchdog reset control, non-maskable interrupt generation, SRAM backup switching, and battery-freshness sealing in embedded systems. It features 10% VCC trip point (4.5 V), dual active-low/active-high RST outputs, 200 nA battery current, and 16-pin DIP/SOIC packaging. Used in industrial controllers for orderly shutdown during brownouts.
For engineers reviewing the DS1238-10N datasheet, DS1238-10N pinout, DS1238-10N application, or DS1238-10N equivalent, key selection criteria include VCC trip accuracy (±0.13 V), watchdog timeout flexibility (170 ms to 2.7 s), IN pin early-warning threshold (1.27 V), CEO propagation delay (20 ns), and VCCO output capability (100 mA at VCC–0.3 V).
Technical Context
The DS1238-10N integrates a bandgap voltage reference and precision comparator to monitor VCC with 10% tolerance (VCCTP = 4.25–4.50 V). Its dual RST outputs provide simultaneous active-low and active-high reset signals with 40–150 ms minimum assertion time after VCC recovery.
A programmable watchdog timer uses either internal ring oscillator (~30 kHz) or external capacitor timing, supporting configurable timeout periods (170 ms short, 2.7 s long). The IN pin enables user-defined early-warning voltage sensing via resistor divider, triggering NMI when input falls below 1.15–1.35 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.25–4.50 V (10% tolerance); ensures reset activation before microprocessor instability during brownout. |
| Battery Current (IBAT) | 0–200 nA at VBAT = 3.0 V; enables multi-year SRAM data retention on coin cell. |
| VCCO Output Current | 100 mA at VCC–0.3 V; powers up to 64 KB of CMOS SRAM directly from primary supply. |
| CEO Propagation Delay | 20 ns max; guarantees write-protection activation within one memory cycle during power loss. |
| Watchdog Timeout (typ) | 170 ms (short) or 2.7 s (long); configurable via OSCSEL/OSCIN to match firmware execution cycles. |
| IN Pin Threshold (VTP) | 1.15–1.35 V; allows precise early-warning detection of falling supply using external resistor divider. |
| NMI Response Time | 40–175 µs from VTP breach; provides deterministic software response window before reset. |
Pinout & Package
DS1238-10N is available in 16-pin plastic DIP (300-mil) and 16-pin SOIC (300-mil) packages. Both share identical pin mapping and thermal characteristics for drop-in compatibility across prototyping and production.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT | +3 V battery input | Provides backup power path for control logic and SRAM when VCC fails; diode-isolated to prevent battery charging. |
| VCCO | Switched SRAM supply output | Delivers VCC or VBAT (whichever higher) to SRAM VDD; supports 100 mA load with ≤0.3 V dropout. |
| VCC | +5 V primary power input | Main system supply monitored for out-of-tolerance condition; trip point set to 4.25–4.50 V. |
| GND | System ground reference | Common return for all analog/digital functions; critical for accurate voltage threshold comparison. |
| PF | Power-fail indicator (active high) | Drives external MOSFET gate to switch load from VCC to VBAT; transitions within 2 µs of VCC decay. |
| RVT | Reset voltage threshold indicator | Active-high signal indicating VCC has fallen below VCCTP; used for diagnostics and sequencing. |
| OSCIN | Oscillator timing input/capacitor node | Accepts external capacitor (e.g., 47 pF) or clock source to configure watchdog and reset timing. |
| OSCSEL | Oscillator select control | Hi/Open selects internal ring oscillator; Low enables external clock/capacitor timing mode. |
| IN | Early-warning voltage sense input | High-impedance node for resistor-divider connection; triggers NMI at 1.15–1.35 V threshold. |
| NMI | Non-maskable interrupt output | Active-low interrupt signaling impending power failure; enables firmware save operations pre-reset. |
| ST | Watchdog strobe input | High-to-low transition resets watchdog timer; must occur before timeout to prevent forced reset. |
| CEO | Chip enable output | Write-protects SRAM by disabling CE; latched high during VCC fail with 5 µs tCE delay for cycle completion. |
| CEI | Chip enable input | Controls CEO state during normal operation; CEO follows CEI with 20 ns propagation delay. |
| WDS | Watchdog status output | Latched active-low flag indicating watchdog timeout occurred; cleared only by ST strobe or VCC recovery. |
| RST | Active-low reset output | Drives microprocessor /RESET pin; asserted for ≥40 ms after VCC rises above VCCTP. |
| RST | Active-high reset output | Drives /RST or similar active-high reset inputs; complementary timing to active-low RST. |
Key Features
| Feature | Design Value |
|---|---|
| Unconditional SRAM write protection | CEO forced high within 7–44 µs of VCC falling below VCCTP, preventing data corruption during power loss. |
| Delayable write protection | tCE = 5 µs maximum delay ensures current memory cycle completes before CEO asserts, preserving data integrity. |
| Freshness seal mode | Three negative pulses on IN pin disable VCCO/RST/CEO outputs during storage, reducing battery drain to zero. |
| Debounced pushbutton reset | Internal RC network eliminates mechanical switch bounce on RST pin, eliminating need for external components. |
| External power-switching control | PF output drives external MOSFETs to handle >100 mA loads, extending battery life in high-current backup systems. |
Applications
| Industrial PLC Controller | Medical Diagnostic Device |
|---|---|
|
Use Scenario: Programmable logic controller operating in factory environments with unstable AC line input. IC Role / Device Role / Timing Role: Power supervisor and watchdog controller ensuring deterministic reset and SRAM data retention during voltage sags. Use Value: Prevents firmware crash and preserves I/O state across 100+ ms brownouts using 200 nA battery draw and 4.5 V trip point. |
Use Scenario: Portable ultrasound machine requiring persistent calibration data storage during battery swaps. IC Role / Device Role / Timing Role: Nonvolatile SRAM manager with freshness seal and early-warning NMI for safe shutdown. Use Value: Enables 10-year data retention on CR2032 via VCCO switching and tri-state outputs during shipping/storage. |
| Telecom Base Station Card | Energy Meter with Tamper Detection |
|
Use Scenario: Remote radio unit powered by PoE with transient surges from lightning-induced grid fluctuations. IC Role / Device Role / Timing Role: Dual-reset generator and watchdog enforcer coordinating FPGA configuration reload and memory backup. Use Value: Guarantees clean FPGA reinitialization via 150 ms RST pulse and prevents partial writes using CEO hold-off. |
Use Scenario: Smart electricity meter deployed in unattended outdoor locations with seasonal temperature extremes. IC Role / Device Role / Timing Role: Industrial-temperature (-40°C to +85°C) power supervisor with tamper-resistant freshness seal. Use Value: Maintains metrology register integrity across -40°C cold starts and 85°C thermal stress using 1.27 V IN threshold hysteresis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691CPD+ | Pin-compatible but lacks IN/NMI early-warning input and freshness seal; fixed 4.65 V trip point. | Suitable for basic reset-only systems without firmware-initiated shutdown sequences. | Select MAX691CPD+ only if early-warning NMI and battery conservation features are unnecessary. |
| DS1233M-10+ | No watchdog timer, no CEO output, single RST output, no VCCO switching; simpler 3-pin reset generator. | Applicable where SRAM backup and intelligent power sequencing are not required. | Choose DS1233M-10+ for cost-sensitive designs needing only power-on/power-fail reset without memory management. |
Compared with DS1238-10N, MAX691CPD+ offers identical pinout but omits critical early-warning and battery-seal functions, while DS1233M-10+ reduces functionality to basic reset generation-neither provides the integrated SRAM backup, watchdog, or NMI capabilities essential for robust embedded data retention.
Availability
DS1238-10N is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, telecom infrastructure, and smart energy metering requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for DS1238-10N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (via acquisition of Maxim Integrated) designs high-reliability analog and mixed-signal ICs for precision power management, sensing, and timing applications in harsh environments.
The DS1238-10N belongs to Maxim's MicroManager family, engineered specifically for microprocessor-based systems needing coordinated power monitoring, reset control, SRAM backup, and orderly shutdown under brownout conditions.
FAQ
What is the exact VCC trip point specification for DS1238-10N?
The DS1238-10N has a guaranteed VCC trip point (VCCTP) of 4.25 V (min), 4.37 V (typ), and 4.50 V (max) - corresponding to 10% tolerance around nominal 5 V supply. This ensures reset activation before microprocessor operational limits are exceeded, and is distinct from the DS1238-5 variant (4.75 V trip). DS1238-10N maintains this specification across 0°C to 70°C commercial temperature range.
How does DS1238-10N implement early-warning power-fail detection?
DS1238-10N uses its IN pin to monitor a user-defined voltage threshold via external resistor divider. When voltage at IN falls below 1.15–1.35 V (VTP), it asserts active-low NMI to notify the microprocessor of impending power loss. Three consecutive 33 µs samplings below threshold prevent noise-induced false triggers. DS1238-10N then provides ~100 µs to several milliseconds of warning time before RST activation, enabling critical data save operations.
Can DS1238-10N directly power SRAM during battery backup?
Yes. DS1238-10N provides VCCO output that automatically switches between VCC and VBAT (whichever is higher), delivering up to 100 mA at VCC–0.3 V or VBAT–0.8 V. During VCC failure, VCCO sustains SRAM VDD from battery with <0.8 V dropout, enabling nonvolatile operation. DS1238-10N also asserts CEO to disable chip enable and prevent writes, completing the full SRAM backup sequence.
What watchdog timeout options does DS1238-10N support?
DS1238-10N supports two primary watchdog timeout modes: internal ring oscillator (170 ms short, 2.7 s long) or external capacitor timing (e.g., 47 pF yields ~2.2 sec first timeout). Configuration is controlled by OSCSEL pin state and OSCIN connection. DS1238-10N requires ST pin strobing before timeout expiration to reset the watchdog; failure results in WDS assertion and RST/RST activation.
Does DS1238-10N support industrial temperature range?
The DS1238-10N is specified for 0°C to 70°C operation per datasheet Absolute Maximum Ratings and DC Operating Conditions. An industrial-grade version (–40°C to +85°C) exists as DS1238S-10N, but DS1238-10N itself is not rated for industrial temperatures. Using DS1238-10N outside 0–70°C may result in parametric shift or functional failure; verify ambient conditions before deployment.
DS1238-10N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroManager
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 40ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
DS1238-10N FAQ
1.How can I place an order for DS1238-10N through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1238-10N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1238-10N reliable?
The price and inventory of DS1238-10N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1238-10N is usually 5 days.
3.What payment methods are accepted for DS1238-10N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1238-10N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1238-10N?
DS1238-10N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1238-10N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1238-10N?
For technical support, including DS1238-10N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1238-10N requirements.
6.How does Aetrix verify that DS1238-10N is sourced from the original manufacturer or authorized distributors?
All DS1238-10N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1238-10N meets industry standards.
7.What is the process for return or replacement of DS1238-10N?
All DS1238-10N units undergo pre-shipment inspection (PSI). If there is an issue with DS1238-10N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1238-10N part is unused and in its original packaging.
Return procedure for DS1238-10N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1238-10N Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

