Analog Devices Inc./Maxim Integrated DS1239-10
- Part No.:
- DS1239-10
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1239-10.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,872
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1239-10 from Maxim Integrated (now Analog Devices) is a power supply supervisor and microprocessor manager IC designed for AC/DC power sequencing control, nonvolatile SRAM backup, and orderly system reset in embedded systems. It provides 10% VCC monitoring accuracy, active-low RST output, PSI/PSO power control interface, and consumes <100 nA battery current during backup mode. Used in keyboard-initiated power-up/down systems with optically isolated SCR drivers.
For engineers reviewing the DS1239-10 datasheet, DS1239-10 pinout, DS1239-10 application, or DS1239-10 equivalent, key selection considerations include its VCC=+5V supervision threshold tolerance, PSI/PSO timing parameters (tPSI=200 ms min), battery-backed memory write-protection behavior, and compatibility with DS1236 NMOS-mode systems where RC/RST pins are replaced by PSI/PSO.
Technical Context
The DS1239-10 implements dual-supply monitoring (VCC and VBAT), with internal logic that asserts RST when VCC falls below 4.5 V (10% under 5 V) and activates PF (Power Fail) to warn of impending brownout. Its PSI input initiates power-up sequencing by enabling PSO to source up to 10 mA to an external SCR gate, sustaining output for up to 500 ms until VCC reaches VBAT or timeout.
Unlike standard reset supervisors, DS1239-10 integrates memory control functions: CEI/CEO enable/disable SRAM access during power transitions, WC/SC manages sleep mode entry, and VCCO supplies switched +3 V to CMOS SRAM during battery backup - all coordinated with NMI assertion and PBRST-driven reset recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Monitoring Accuracy | ±10% threshold at 5 V nominal - triggers RST and PF when VCC drops below 4.5 V or rises above 5.5 V |
| PSI Input Current | 3 µA max - enables direct connection to keypad matrix or pushbutton with 0.1 µF debounce capacitor |
| PSO Output Drive | 10 mA sink/source - sufficient to drive opto-SCR gate directly without external buffer |
| tPSI Minimum Response | 200 ms - minimum time PSO remains active after PSI low assertion to ensure AC-to-DC supply startup |
| Battery Current (Standby) | <100 nA - preserves 3 V lithium coin cell life for years during system off-state |
| Operating Temperature | 0°C to +70°C - commercial grade; industrial variant DS1239-10I supports –40°C to +85°C |
| VCCO Output Voltage | +3 V regulated - powers SRAM during VCC loss while maintaining data retention via VBAT |
Pinout & Package
Available in 16-pin plastic DIP (300-mil) and 16-pin SOIC (300-mil) packages. Both share identical pin mapping and thermal characteristics per Maxim DS1239 mechanical drawings.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT | Battery Supply Input | Accepts +3 V backup source; powers internal logic and VCCO during main supply failure |
| VCCO | Switched SRAM Supply Output | Provides +3 V to CMOS SRAM only when VCC is valid or during controlled shutdown |
| VCC | +5 V Main Power Input | Primary system supply; monitored for 10% tolerance violation to assert RST/PF |
| GND | Ground Reference | Common return for all analog and digital circuitry; must be low-impedance path |
| PF | Power Fail Output (dual-pin) | Active-high and active-low versions on same device - allows flexible interrupt polarity selection |
| WC/SC | Sleep Mode Control Input | Enables low-power "stop mode" in handheld battery-operated systems |
| PSI | Power Supply Control Input | Initiates AC power-up sequence when pulled low; internally biased high by VBAT |
| PSO | Power Supply Control Output | Sources up to 10 mA to SCR gate; stays active ≤500 ms or until VCC ≥ VBAT |
| RST | Reset Output (Active Low) | Drives microprocessor reset line low during power transients or manual PBRST assertion |
| PBRST | Pushbutton Reset Input | External hardware reset trigger; debounced via internal 10 µA current source |
| NMI | Non-Maskable Interrupt | Signals microprocessor of imminent power failure before RST assertion |
| CEI / CEO | Chip Enable Interface | CEI accepts processor address strobe; CEO gates SRAM access during power transitions |
| ST | Strobe Input | Synchronizes memory access timing with CPU bus cycles during backup mode |
| IN | Early Warning Input | Allows external circuit to preemptively signal power degradation before PF activation |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Sequencing Logic | Eliminates need for external AC switch controller by coordinating PSI-triggered PSO output with VCC ramp detection |
| Dual-Polarity PF Output | Single device supports both active-high and active-low power-fail interrupt signaling without external inverters |
| VCCO-Switched SRAM Supply | Prevents data corruption by disconnecting SRAM from invalid VCC while maintaining +3 V from VBAT during backup |
| Hardware-Debounced PBRST | 10 µA internal current source enables reliable pushbutton reset with only 0.1 µF capacitor - no external RC network needed |
| Low-Battery Current Operation | <100 nA standby draw extends CR2032 coin cell life beyond 10 years in typical handheld applications |
Applications
| Keyboard-Controlled Power Management | Nonvolatile SRAM Backup System |
|---|---|
Use Scenario: Desktop or kiosk system powered on/off via front-panel keyboard instead of hard power switch. IC Role / Device Role / Timing Role: DS1239-10 acts as power sequencer: PSI detects keypress, PSO triggers SCR-based AC-to-DC converter, then monitors VCC rise before releasing RST. Use Value: Enables zero-standby-power "soft power" architecture with no AC mains leakage during off-state. | Use Scenario: Industrial data logger retaining configuration and last-read values during grid outage. IC Role / Device Role / Timing Role: DS1239-10 asserts RST and disables CEI while switching SRAM supply from VCC to VCCO, ensuring atomic write-protection before VCC collapse. Use Value: Guarantees SRAM data integrity across >100,000 power cycles without external EEPROM or FRAM. |
| Handheld Device Stop Mode | Microprocessor Brownout Recovery |
Use Scenario: Portable medical monitor entering ultra-low-power sleep between sensor readings. IC Role / Device Role / Timing Role: DS1239-10 receives WC/SC command to halt CPU clock, then maintains VCCO and monitors VCC for wake-up event via IN or PSI. Use Value: Reduces average system current to <1 µA during sleep while preserving full state in battery-backed SRAM. | Use Scenario: Embedded controller recovering from brief voltage sag caused by motor startup on shared supply rail. IC Role / Device Role / Timing Role: DS1239-10 detects VCC dip below 4.5 V, asserts RST for 250 ms minimum, then releases RST only after VCC stabilizes above 4.75 V for 100 ms. Use Value: Prevents firmware lockup or register corruption during transient undervoltage events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power management and nonvolatile memory control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1239-5 | 5% VCC monitoring accuracy (4.75–5.25 V window) vs. DS1239-10's 10% (4.5–5.5 V); identical pinout and timing | Used where tighter supply regulation is required, e.g., precision analog subsystems sharing VCC rail | Select DS1239-5 only if system VCC ripple is <±2.5%; otherwise DS1239-10 offers wider noise immunity |
| MAX690 | Single-supply 5 V supervisor with RST, PFI, and watchdog; lacks PSI/PSO, VCCO, CEI/CEO, and WC/SC functions | Applicable for basic reset-only systems without power sequencing or SRAM backup requirements | Choose MAX690 only when DS1239-10's advanced features are unused - reduces BOM cost but sacrifices functionality |
Compared with DS1239-5 and MAX690, the DS1239-10 uniquely combines precise power sequencing initiation (PSI/PSO), battery-backed SRAM control (VCCO/CEI/CEO), and dual-polarity PF signaling - making it irreplaceable in keyboard-controlled, nonvolatile-memory-centric designs.
Availability
DS1239-10 is available at Aetrix Electronics and suitable for keyboard-initiated power management, nonvolatile SRAM backup systems, handheld stop-mode operation, and microprocessor brownout recovery requiring stable component supply across extended production lifecycles.
Supply support for DS1239-10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog, mixed-signal, and power management ICs for industrial, computing, and communications applications.
The DS1239-10 belongs to Maxim's MicroManager family - engineered specifically for integrated power sequencing, memory backup, and intelligent reset control in resource-constrained embedded systems.
FAQ
What is the primary function of the DS1239-10 in a microprocessor system?
The DS1239-10 serves as an integrated power supervisor and microprocessor manager. It controls power-up/shutdown sequencing via PSI/PSO, monitors VCC for 10% tolerance violations, asserts RST and PF signals during transients, backs up SRAM using VCCO from VBAT, and supports keyboard-initiated power control - all within a single 16-pin package. The DS1239-10 replaces discrete reset ICs, power switches, and memory controllers in compact embedded designs.
How does the DS1239-10 handle power failure warning and system reset?
The DS1239-10 uses dual PF outputs (active-high and active-low) to signal impending power failure to the microprocessor via NMI before asserting RST. When VCC drops below 4.5 V, PF activates immediately, giving software time to save critical data; RST follows after a fixed delay to ensure clean shutdown. This two-stage response is built into the DS1239-10's internal state machine and requires no external timing components.
Can the DS1239-10 be used with a 3.3 V microprocessor system?
No - the DS1239-10 is specified for +5 V VCC operation and 10% monitoring centered at 5 V (4.5–5.5 V range). Its RST, PF, and PSO outputs are TTL/CMOS compatible with 5 V logic families. Using it with a 3.3 V system would violate absolute maximum ratings and cause incorrect threshold detection. For 3.3 V systems, consider the DS1233 or MAX6315 series instead of DS1239-10.
What is the role of the WC/SC pin on the DS1239-10?
The WC/SC (Wake-Up Control/Sleep Control) pin on the DS1239-10 enables low-power "stop mode" in battery-operated handheld devices. When asserted, it halts the microprocessor clock and places the DS1239-10 into a minimal-current state while maintaining VCCO to preserve SRAM contents. The DS1239-10 wakes on PSI, IN, or PBRST events - making it ideal for intermittent-sensing applications like portable meters or wearables.
Is the DS1239-10 pin-compatible with the DS1236?
The DS1239-10 is functionally identical to the DS1236 in NMOS mode except for two pin replacements: RC is replaced by PSI, and RST is replaced by PSO. All other pins (including VCC, GND, VBAT, PF, NMI, CEI, CEO, ST, IN, PBRST) retain identical functions and positions. Therefore, DS1239-10 is a drop-in replacement for DS1236 in designs where PSI/PSO power control is desired over RC/RST reset generation.
DS1239-10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroManager
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 25ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
DS1239-10 FAQ
1.How can I place an order for DS1239-10 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1239-10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1239-10 reliable?
The price and inventory of DS1239-10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1239-10 is usually 5 days.
3.What payment methods are accepted for DS1239-10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1239-10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1239-10?
DS1239-10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1239-10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1239-10?
For technical support, including DS1239-10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1239-10 requirements.
6.How does Aetrix verify that DS1239-10 is sourced from the original manufacturer or authorized distributors?
All DS1239-10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1239-10 meets industry standards.
7.What is the process for return or replacement of DS1239-10?
All DS1239-10 units undergo pre-shipment inspection (PSI). If there is an issue with DS1239-10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1239-10 part is unused and in its original packaging.
Return procedure for DS1239-10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1239-10 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

