Analog Devices Inc./Maxim Integrated DS1239S-10+
- Part No.:
- DS1239S-10+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1239S-10+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,383
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1239S-10+ from Maxim Integrated (now Analog Devices) is a power supply supervisor and memory backup controller for microprocessor systems, featuring 10% VCC monitoring threshold, active-low reset output (RST), power fail detection (PF), and dual PF outputs (active-high and active-low), used in battery-backed SRAM systems requiring orderly shutdown and nonvolatile memory protection.
For engineers reviewing the DS1239S-10+ datasheet, DS1239S-10+ pinout, DS1239S-10+ application, or DS1239S-10+ equivalent, key selection considerations include its VCC=+5V operation, VBAT=+3V battery input, PSI/PSO power sequencing control, NMI interrupt generation, and support for industrial temperature range (-40°C to +85°C) in SOIC package.
Technical Context
The DS1239S-10+ integrates power-on reset generation, power-fail warning with dual PF outputs, wake-up control (WC/SC), and external AC power switching via PSI/PSO interface - enabling keyboard-initiated startup/shutdown without AC switch. It replaces RC/RST pins of DS1236 with PSI/PSO while retaining NMOS-mode compatibility.
It provides unconditional write-protection of SRAM when VCC falls outside tolerance, converts CMOS SRAM to nonvolatile memory using VBAT, and delivers 10 µA PSI sink current for pushbutton debounce with 0.1 µF capacitor - supporting robust, low-power system-level power management in handheld and embedded applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Monitoring Threshold | 10% accuracy at +5V nominal - triggers reset and write-protection when VCC drops below 4.5V or rises above 5.5V |
| Reset Output Polarity | Active-low RST - asserts low during power transients and releases only after VCC stabilizes within tolerance |
| Battery Input (VBAT) | +3V supply - powers internal logic and maintains SRAM data during main power loss |
| PSI Sink Current | 3 µA typical - enables direct connection to keypad matrix or pushbutton with integrated RC debounce |
| PSO Output Drive | 10 mA source capability - directly drives opto-SCR gate for AC-to-DC power supply sequencing |
| Operating Temperature | -40°C to +85°C (industrial grade) - supports deployment in extended-environment embedded systems |
| Power Fail Outputs | Dual PF pins: one active-high, one active-low - allows flexible interface to MCU interrupt or status monitoring logic |
Pinout & Package
DS1239S-10+ is housed in a 16-pin SOIC (300-mil) package, pin-compatible with the 16-pin DIP variant. The device supports surface-mount assembly and occupies minimal PCB area while maintaining full functional equivalence to through-hole versions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT | Battery Supply Input | +3V backup source for SRAM retention and internal logic during main power loss |
| VCCO | Switched SRAM Supply Output | Controlled +5V output to SRAM VCC - disabled during power failure to prevent data corruption |
| VCC | Main Power Input | +5V nominal supply - monitored for out-of-tolerance condition triggering reset and PF |
| GND | Ground Reference | Common return path for all analog and digital circuitry |
| PF (x2) | Power Fail Indicator | Two independent outputs: one active-high, one active-low - provide early warning before VCC dropout |
| WC/SC | Wake-Up Control / Sleep | Input to halt/resume microprocessor execution - enables low-power stop mode in handheld devices |
| PSI | Power Supply Control Input | Pushbutton- or keyboard-driven input that initiates AC power-up/down sequencing via PSO |
| PSO | Power Supply Control Output | Active-high output sourcing up to 10 mA - directly interfaces with opto-SCR for AC mains control |
| RST | Reset Output | Active-low open-drain reset signal - holds microprocessor in reset during power instability |
| PBRST | Pushbutton Reset Input | External hardware reset trigger - overrides internal timing to force immediate reset assertion |
| NMI | Non-Maskable Interrupt | Asserts on power-fail event - ensures firmware executes shutdown routine even if interrupts are masked |
| CEO / CEI | Chip Enable Output/Input | Enables cascaded control of multiple memory banks or peripheral chips during power transitions |
| ST | Strobe Input | Edge-triggered input used to synchronize reset timing with system clock or external event |
| IN | Early Warning Input | Optional external signal input to pre-emptively initiate shutdown before VCC collapse |
Key Features
| Feature | Design Value |
|---|---|
| Unconditional SRAM write-protection | Automatically disables VCCO and asserts RST when VCC deviates >10% - prevents memory corruption during brownout |
| Keyboard-initiated power sequencing | PSI/PSO pair eliminates need for external AC switch - enables soft power-on/off via keypad interface |
| Dual PF outputs with complementary polarity | Simultaneous active-high and active-low signals simplify integration with diverse MCU interrupt architectures |
| Low battery current consumption | <100 nA quiescent draw from VBAT - extends coin-cell life to years in standby applications |
| Industrial temperature support | Guaranteed operation from -40°C to +85°C - qualified for use in automotive infotainment and industrial HMI |
Applications
| Handheld Medical Device | Industrial PLC Controller |
|---|---|
Use Scenario: Portable glucose meter with battery-backed SRAM storing calibration history and patient logs. IC Role / Device Role / Timing Role: DS1239S-10+ monitors 5V rail, asserts RST during battery swap, and enables WC/SC to suspend CPU during idle periods. Use Value: Prevents SRAM data loss during hot-swap and reduces average current draw by 70% in sleep mode. | Use Scenario: DIN-rail mounted programmable logic controller with volatile configuration memory. IC Role / Device Role / Timing Role: DS1239S-10+ detects AC line sag, triggers NMI to save state to EEPROM, then asserts RST before VCC drops below 4.5V. Use Value: Ensures deterministic shutdown and preserves I/O state across 100+ power cycles without manual intervention. |
| Point-of-Sale Terminal | Smart Energy Meter |
Use Scenario: Retail terminal powered by AC adapter with backup supercapacitor. IC Role / Device Role / Timing Role: DS1239S-10+ uses PSI/PSO to enable/disable AC-DC converter and controls VCCO to isolate SRAM during brief outages. Use Value: Eliminates need for mechanical power switch and guarantees zero-data-loss transaction rollback on power interruption. | Use Scenario: Utility-grade electricity meter with tamper-resistant nonvolatile storage. IC Role / Device Role / Timing Role: DS1239S-10+ monitors 5V DC-DC output, asserts dual PF to MCU for time-stamped last-read capture, then writes-protects SRAM. Use Value: Meets ANSI C12.1 and IEC 62053-21 requirements for secure, auditable energy logging during grid instability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power supervision and memory backup applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1239S-5+ | 5% VCC monitoring threshold instead of 10% - tighter trip point for high-precision systems | Suitable where brownout immunity must be maintained down to 4.75V, not 4.5V | Select DS1239S-5+ only if system VCC regulation exceeds ±2.5% and requires earlier fault detection |
| MAX690TSA+ | Single PF output, no PSI/PSO power sequencing, but adds watchdog timer and 1.25V reference | Lacks keyboard-controlled AC power switching; suited for simpler reset-only designs | Choose MAX690TSA+ when watchdog supervision is required and AC sequencing is handled externally |
Compared with DS1239S-5+, DS1239S-10+ offers greater noise margin for noisy 5V rails; compared with MAX690TSA+, it provides unique PSI/PSO-controlled AC power gating but omits watchdog functionality - making it optimal for keyboard-initiated power management in SRAM-based systems.
Availability
DS1239S-10+ is available at Aetrix Electronics and suitable for handheld medical devices, industrial PLC controllers, point-of-sale terminals, and smart energy meters requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature performance.
Supply support for DS1239S-10+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (via acquisition of Maxim Integrated) designs precision analog, mixed-signal, and power management ICs for industrial, automotive, and communications applications.
The DS1239S-10+ belongs to Maxim's MicroManager family - engineered specifically for microprocessor-based systems needing coordinated power sequencing, nonvolatile memory backup, and deterministic reset behavior under dynamic supply conditions.
FAQ
What is the primary function of the DS1239S-10+ in a microprocessor system?
The DS1239S-10+ serves as an integrated power supervisor and memory backup controller. It monitors the +5V VCC supply for 10% tolerance violations, generates a reliable active-low reset signal (RST), provides dual power-fail indicators (PF), and manages VBAT-backed SRAM integrity. In the DS1239S-10+, these functions coordinate to ensure deterministic startup, orderly shutdown, and nonvolatile data retention - critical for embedded systems where power reliability is essential.
How does the PSI/PSO interface on the DS1239S-10+ enable keyboard-controlled power sequencing?
The PSI (Power Supply Control Input) accepts a low-going signal from a keypad or pushbutton, causing the DS1239S-10+ to assert PSO (Power Supply Control Output) high for up to 500 ms - sufficient to trigger an opto-SCR and turn on the AC-to-DC power supply. Once VCC stabilizes, a subsequent PSI low pulse tristates PSO to shut down power. This eliminates the need for mechanical switches and enables soft power control - a core capability of the DS1239S-10+.
Does the DS1239S-10+ support industrial temperature operation?
Yes, the DS1239S-10+ is specified for operation from -40°C to +85°C, meeting industrial temperature requirements. This rating is explicitly confirmed in the Absolute Maximum Ratings table and applies to both SOIC and DIP packages. The DS1239S-10+ maintains full electrical performance - including 10% VCC monitoring accuracy, RST timing, and PF response - across this full range, making it suitable for deployment in harsh environments where the DS1239S-10+ is the designated industrial-grade variant.
What is the role of the dual PF pins on the DS1239S-10+?
The DS1239S-10+ provides two physically separate PF pins: one active-high and one active-low. This dual-output design allows direct connection to MCUs with either interrupt polarity preference - eliminating external inverters or level-shifting logic. Both PF signals assert simultaneously upon VCC dropping below 4.5V, giving firmware time to execute critical save routines before RST activates. This redundancy and flexibility are intrinsic to the DS1239S-10+ architecture.
Can the DS1239S-10+ be used to convert standard CMOS SRAM into nonvolatile memory?
Yes, the DS1239S-10+ enables nonvolatile operation of CMOS SRAM by controlling VCCO (Switched SRAM Supply Output) and asserting write-protection when VCC is out of tolerance. When main power fails, VCCO is disabled and SRAM is isolated, while VBAT maintains data retention. The DS1239S-10+ also unconditionally blocks write access to SRAM during brownout - ensuring data integrity. This complete memory backup functionality is a defining feature of the DS1239S-10+.
DS1239S-10+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroManager
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.37V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 25ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1239S-10+ FAQ
1.How can I place an order for DS1239S-10+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1239S-10+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1239S-10+ reliable?
The price and inventory of DS1239S-10+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1239S-10+ is usually 5 days.
3.What payment methods are accepted for DS1239S-10+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1239S-10+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1239S-10+?
DS1239S-10+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1239S-10+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1239S-10+?
For technical support, including DS1239S-10+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1239S-10+ requirements.
6.How does Aetrix verify that DS1239S-10+ is sourced from the original manufacturer or authorized distributors?
All DS1239S-10+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1239S-10+ meets industry standards.
7.What is the process for return or replacement of DS1239S-10+?
All DS1239S-10+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1239S-10+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1239S-10+ part is unused and in its original packaging.
Return procedure for DS1239S-10+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1239S-10+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

