My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1259SN/T&R
- Part No.:
- DS1259SN/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Battery Management
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1259SN/T&R.pdf
- Description:
- IC BATT PWR MGMT 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,110
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1259SN/T&R from Maxim Integrated (formerly Dallas Semiconductor) is a battery manager IC that automatically switches power between primary VCCI and backup battery (VBAT) to maintain uninterrupted supply to RAMs. It delivers VCCO at VCCI−0.2 V (250 mA typ.) or VBAT−0.2 V (15 mA), asserts PF low when VCCI drops below 1.26×VBAT±250 mV, and consumes <100 nA battery leakage current. Used in nonvolatile memory backup systems with DS1212 controllers.
For engineers reviewing the DS1259SN/T&R datasheet, DS1259SN/T&R pinout, DS1259SN/T&R application, or DS1259SN/T&R equivalent, key selection considerations include its dual-supply switchover threshold accuracy, battery fail (BF) detection at 1.5–2.6 V, reset-controlled battery isolation, low-quiescent battery current, and compatibility with 16-pin SOIC packaging for surface-mount integration.
Technical Context
The DS1259SN/T&R implements an analog comparator-based switchover architecture where PF activation occurs at VTP = 1.26×VBAT ±250 mV, ensuring precise power-fail detection across 2.5–3.7 V battery range. Its internal switch supports 250 mA from VCCI and 15 mA from VBAT, with output regulation limited to −0.2 V drop under load.
It integrates a dedicated BF comparator (trip: 1.5–2.6 V), a pulse-activated RST input for battery disconnection, and high-impedance isolation of BAT/VCCO during reset hold - enabling zero-power shipping mode and controlled battery engagement only during valid VCCI absence.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCI Supply Range | 5.0 V to 5.5 V - defines primary rail compatibility with standard +5 V logic systems |
| VBAT Input Range | 2.5 V to 3.7 V - supports common lithium or coin-cell batteries without external regulation |
| VCCO Output Drop | VCCI−0.2 V / VBAT−0.2 V - ensures minimal voltage loss during switchover, preserving RAM retention margin |
| PF Trip Accuracy | 1.26×VBAT ±250 mV - enables reliable early-warning power-fail signaling before brownout |
| Battery Leakage | <100 nA - extends shelf life and operational battery runtime in long-term backup applications |
| BF Detection Threshold | 1.5 V to 2.6 V - provides robust low-battery warning before VBAT falls below RAM retention minimum |
| Operating Temp | 0°C to +70°C - validated for commercial-grade embedded and industrial control environments |
Pinout & Package
DS1259SN/T&R is supplied in a 16-pin SOIC (300-mil) surface-mount package, pin-compatible with the DIP variant and optimized for automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT (Pin 2) | Battery Input | Accepts 2.5–3.7 V backup source; referenced for PF and BF trip calculations |
| BF (Pin 3) | Battery Fail Output | Active-low signal asserted when VBAT < 2.0 V (typ.), enabling system-level battery health monitoring |
| BAT (Pin 5) | Battery Output | Provides isolated battery voltage to external circuitry; remains at VBAT level regardless of VCCI state |
| RST (Pin 6) | Reset Control Input | Pulse-high (≥50 ns) disconnects battery from VCCO/BAT during shipping or maintenance |
| GND (Pins 7,8) | Ground Reference | Dual ground pins reduce impedance and improve noise immunity in high-current switchover |
| VCCI (Pins 15,16) | Primary Supply Input | +5 V main power rail; powers internal logic and supplies VCCO via internal switch |
| VCCO (Pins 12,13) | Uninterruptible Output | Delivers regulated backup power to RAMs; sourced from VCCI or VBAT depending on switchover state |
| PF (Pin 11) | Power-Fail Output | Active-low signal triggered when VCCI falls below 1.26×VBAT ±250 mV, used for processor interrupt or memory write-protection |
Key Features
| Feature | Design Value |
|---|---|
| Automatic VCCI/VBAT Switchover | Seamless transition with no software intervention; maintains VCCO continuity during primary power loss |
| Reset-Controlled Battery Isolation | Enables zero-current battery storage via RST pulse - eliminates self-discharge during logistics or idle periods |
| Integrated PF and BF Comparators | Two independent status signals provide early power-fail warning and battery-end-of-life indication with defined thresholds |
| Low-Voltage Battery Compatibility | Operates with VBAT as low as 2.5 V, supporting widely available CR2032 and BR-type cells without boost circuitry |
| SOIC-16 Packaging | Surface-mount footprint reduces board area vs. DIP; compatible with reflow soldering and high-volume manufacturing |
Applications
| Nonvolatile RAM Backup | Industrial Data Logger |
|---|---|
Use Scenario: Maintaining SRAM contents during AC mains failure or battery replacement in programmable logic controllers. IC Role / Device Role / Timing Role: Battery manager providing uninterruptible VCCO supply and PF signal to trigger memory write-protection. Use Value: Prevents data corruption by sustaining RAM voltage above retention threshold (typically ≥2.0 V) for >100 hours using a single CR2032 cell. | Use Scenario: Preserving sensor calibration tables and event timestamps in remote environmental monitoring units powered by solar + Li-ion. IC Role / Device Role / Timing Role: Dual-role supervisor: PF initiates graceful shutdown; BF alerts firmware to replace aging backup battery before failure. Use Value: Extends field service interval by enabling predictive battery replacement based on BF assertion at ≤2.0 V, avoiding unannounced data loss. |
| Embedded Metering System | Medical Device Configuration Storage |
Use Scenario: Securing tariff schedules and billing history in smart electricity meters subject to frequent grid interruptions. IC Role / Device Role / Timing Role: Power-path controller that isolates battery until VCCI drops, minimizing self-discharge while guaranteeing switchover within 0 µs latency (tPF = 0 µs). Use Value: Meets IEC 62056 requirements for tamper-resistant data retention by eliminating reliance on software-controlled backup enablement. | Use Scenario: Retaining patient-specific therapy parameters in portable infusion pumps during battery swaps or low-power states. IC Role / Device Role / Timing Role: Safety-critical backup enabler: RST pulse disables battery during servicing; automatic re-engagement on VCCI restore ensures zero manual configuration steps. Use Value: Supports FDA Class II device compliance by preventing accidental parameter loss during routine maintenance without requiring recalibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar battery management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6900 | Single-chip microprocessor supervisory circuit with watchdog timer; lacks dedicated VBAT switchover path and BF output | Designed for reset supervision only - cannot directly replace DS1259SN/T&R in RAM backup circuits requiring dual-rail switching | Select only if system uses separate battery switch and only needs reset/power-fail signaling |
| TPS65217C | PMIC with integrated buck/boost converters; supports battery switchover but requires external configuration EEPROM and firmware initialization | Targeted at ARM-based embedded platforms needing multi-rail power sequencing - over-engineered for simple RAM backup | Choose only when upgrading to full PMIC architecture with dynamic voltage scaling and thermal management |
Compared with MAX6900 and TPS65217C, the DS1259SN/T&R delivers purpose-built, hardware-only battery switchover with guaranteed sub-µs PF response, no firmware dependency, and direct compatibility with legacy DS1212-based nonvolatile RAM modules - making it optimal for cost-sensitive, safety-critical, or legacy-maintenance applications.
Availability
DS1259SN/T&R is available at Aetrix Electronics and suitable for nonvolatile RAM backup, industrial data loggers, and embedded metering systems requiring stable component supply and long-term obsolescence support.
Supply support for DS1259SN/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (acquired by Analog Devices in 2021) designs precision analog and mixed-signal ICs for industrial, communications, and computing applications.
The DS1259SN/T&R belongs to Maxim's legacy nonvolatile memory support product line, engineered specifically to enable reliable, low-power, hardware-governed RAM backup in systems where firmware intervention during power loss is unsafe or impractical.
FAQ
What is the primary function of the DS1259SN/T&R in a nonvolatile memory system?
The DS1259SN/T&R serves as an autonomous battery manager that seamlessly transfers power from the main VCCI supply to the backup battery (VBAT) when primary power fails. It maintains uninterrupted voltage to RAMs via VCCO outputs, asserts PF to trigger write-protection, and monitors battery health via BF - all without software control. The DS1259SN/T&R ensures data integrity during outages by guaranteeing hardware-level switchover with no firmware dependency.
How does the DS1259SN/T&R prevent battery drain during shipping or storage?
The DS1259SN/T&R incorporates a reset-controlled battery isolation feature: applying a ≥50 ns high pulse to the RST pin disconnects the battery from both VCCO and BAT outputs, placing them in high-impedance state. This reduces battery leakage to <100 nA, effectively halting self-discharge during logistics or idle periods. The DS1259SN/T&R automatically restores battery connection when VCCI rises above VBAT, enabling zero-touch reactivation upon installation.
What are the voltage thresholds for PF and BF signals on the DS1259SN/T&R?
The PF signal activates (goes low) when VCCI falls below VTP = 1.26×VBAT ±250 mV - for example, with VBAT = 3.0 V, PF triggers between 3.51 V and 4.01 V. The BF signal goes low when VBAT drops below 2.0 V (typ.), with guaranteed operation between 1.5 V and 2.6 V. Both thresholds are internally generated and require no external components. These precise, temperature-stable thresholds ensure reliable early-warning signaling in the DS1259SN/T&R.
Can the DS1259SN/T&R be used with lithium coin-cell batteries?
Yes, the DS1259SN/T&R is explicitly designed for use with standard 3 V lithium coin-cell batteries such as CR2032. Its VBAT input range (2.5 V to 3.7 V) accommodates fresh and aging cells, and its <100 nA battery leakage current maximizes shelf life. The BF output reliably warns at ≤2.0 V, aligning with typical end-of-life voltage for these cells. No external regulators or resistors are needed - the DS1259SN/T&R interfaces directly to the battery and RAM supply rails.
Is the DS1259SN/T&R pin-compatible with other battery manager ICs?
No, the DS1259SN/T&R has a unique 16-pin SOIC pinout optimized for dual VCCO outputs, dedicated BF/PF signals, and reset-controlled isolation - it is not pin-compatible with general-purpose supervisors like MAX6900 or PMICs like TPS65217C. Its pin assignment (e.g., dual VCCI and VCCO pins, NC placements) is specific to Dallas/Maxim's nonvolatile RAM backup architecture. Replacement requires schematic and layout revision; the DS1259SN/T&R must be selected for its exact functional fit, not mechanical interchangeability.
DS1259SN/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Power Management
- Battery Chemistry:
- -
- Number of Cells:
- -
- Fault Protection:
- -
- Interface:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1259SN/T&R FAQ
1.How can I place an order for DS1259SN/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1259SN/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1259SN/T&R reliable?
The price and inventory of DS1259SN/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1259SN/T&R is usually 5 days.
3.What payment methods are accepted for DS1259SN/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1259SN/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1259SN/T&R?
DS1259SN/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1259SN/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1259SN/T&R?
For technical support, including DS1259SN/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1259SN/T&R requirements.
6.How does Aetrix verify that DS1259SN/T&R is sourced from the original manufacturer or authorized distributors?
All DS1259SN/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1259SN/T&R meets industry standards.
7.What is the process for return or replacement of DS1259SN/T&R?
All DS1259SN/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1259SN/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1259SN/T&R part is unused and in its original packaging.
Return procedure for DS1259SN/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1259SN/T&R Tags
-
BQ29700DSER
Texas Instruments
-
S-8241ABKMC-GBKT2G
ABLIC Inc.
-
S-8241ABPMC-GBPT2G
ABLIC Inc.
-
BQ27427YZFR
Texas Instruments
-
BQ27426YZFR
Texas Instruments
-
STC3117IJT
STMicroelectronics
-
STC3115IJT
STMicroelectronics
-
BQ76925RGER
Texas Instruments
-
NPM1100-QDAA-R
Nordic Semiconductor ASA
-
BQ27441DRZR-G1A
Texas Instruments
-
STC3115AIQT
STMicroelectronics
-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
