Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Analog Devices Inc./Maxim Integrated DS1265Y-70

Name: DS1265Y-70
Brand: Analog Devices Inc./Maxim Integrated
SKU: DS1265Y-70
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DS1265Y-70

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Memory

Package:: 36-DIP Module (0.610", 15.49mm)

Datasheet:: DS1265Y-70.pdf

Description:: IC NVSRAM 8MBIT PARALLEL 36EDIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,364

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DS1265Y-70 from Maxim Integrated (formerly Dallas Semiconductor) is an 8 Mbit nonvolatile static RAM organized as 1,048,576 × 8 bits, featuring lithium-backed data retention, 70 ns read/write access time, ±10% V_CC tolerance (4.5 V to 5.5 V), and industrial-grade operation (-40°C to +85°C) in a 36-pin 740-mil extended DIP package. It autonomously switches to battery backup when V_CC drops below ~3.0 V, enabling use in mission-critical data logging systems.

For engineers reviewing the DS1265Y-70 datasheet, DS1265Y-70 pinout, DS1265Y-70 application, or DS1265Y-70 equivalent, key selection considerations include its guaranteed 10-year data retention without external power, automatic write protection during brownout, unlimited write cycles, CMOS-compatible timing, and industrial temperature support - all verified for direct microprocessor bus interfacing without support circuitry.

Technical Context

The DS1265Y-70 implements a self-contained power-fail detection and switchover architecture: internal circuitry continuously monitors V_CC, triggers unconditional write protection at V_TP = 4.25–4.5 V, and connects the lithium cell when V_CC falls below ~3.0 V. During power-up, it disconnects the battery and resumes normal SRAM operation once V_CC exceeds 4.5 V.

Its interface conforms to standard asynchronous SRAM protocols: read cycles require CE and OE low with WE high; write cycles require CE and WE low with OE high; address setup (t_AW = 0 ns) and data hold (t_DH1 = 0 ns, t_DH2 = 10 ns) are tightly specified to ensure compatibility with fast microcontrollers and DSPs.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Capacity	8,388,608 bits (1,048,576 × 8) - supports byte-wide parallel bus interfaces without address decoding overhead
Access Time	70 ns - enables direct connection to 14 MHz microprocessors without wait states
V_CC Operating Range	4.5 V to 5.5 V (±10%) - accommodates wide-tolerance power supplies common in industrial control systems
Data Retention	10 years minimum without external power - guaranteed by sealed lithium cell and freshness seal activation on first power-up
Write Protection Threshold	V_TP = 4.25–4.5 V - initiates automatic write lock before logic-level corruption occurs during voltage decay
Operating Temperature	-40°C to +85°C (IND grade) - qualified for deployment in outdoor metering, factory automation, and transportation electronics
Package	36-pin 740-mil Extended DIP (EDIP) - through-hole mounting compatible with legacy PCB assembly and manual rework

Pinout & Package

DS1265Y-70 is housed in a 36-pin 740-mil Extended Dual In-line Package (EDIP) with 0.100" row spacing and staggered pin layout optimized for board-level reliability and thermal dissipation in high-vibration environments.

Pin/Terminal	Circuit Role	Design Meaning
A0–A19	Address Inputs	20-bit address bus supporting full 1 Mbyte memory map; no external address latching required
DQ0–DQ7	Data I/O	Bidirectional 8-bit data bus with TTL-compatible output drive (I_OL = 2.0 mA, I_OH = -1.0 mA)
CE	Chip Enable	Active-low chip select; controls device enable and participates in write cycle timing (t_WR2, t_DH2)
WE	Write Enable	Active-low write strobe; determines write start/stop edges and disables outputs during writes (t_ODW = 25 ns)
OE	Output Enable	Active-low output control; enables tristate drivers during reads; must be high during writes to avoid contention
V_CC	Power Supply	+5 V supply input with ±10% tolerance; powers SRAM core and control logic; monitored for fail detection
GND	Ground	Reference return path for all signals and internal switching circuits
NC	No Connect	Pins 12, 24, and 35 are unconnected - must remain floating per design; no routing or termination required

Key Features

Feature	Design Value
Automatic Power-Fail Switchover	Internal comparator and analog switch engage lithium backup within 1.5 µs of V_CC drop below V_TP, eliminating need for external supervisor ICs
Freshness Seal Activation	Lithium cell remains electrically disconnected until first V_CC > V_TP, preserving full 10-year retention capacity from shipment
Unlimited Write Cycles	No endurance limitation on SRAM core - supports continuous logging, firmware patching, and real-time configuration updates
Low-Power Standby	ICCS2 = 100–200 µA at CE = V_CC−0.5 V - enables energy-efficient sleep modes in battery-backed systems
Full Bus Compatibility	Meets standard SRAM timing (t_ACC, t_RC, t_WC = 70 ns) and DC levels (VIH ≥ 2.2 V, VIL ≤ 0.8 V) for seamless integration with 8051, Z80, and ARM7 buses

Applications

Industrial Data Logger	Medical Device Configuration Store
Use Scenario: Continuous recording of sensor readings in remote environmental monitoring stations with intermittent AC power and backup batteries. IC Role / Device Role / Timing Role: Nonvolatile SRAM providing immediate-access storage for last-known-good state and runtime parameters during grid outages. Use Value: Guarantees 10-year data retention without refresh or external power, eliminating EEPROM wear-out concerns and enabling deterministic recovery after multi-day blackouts.	Use Scenario: Storing calibration coefficients, patient history, and safety-critical settings in portable ultrasound and infusion pumps. IC Role / Device Role / Timing Role: Battery-backed memory preserving life-support configuration across power cycles and sterilization shutdowns. Use Value: Automatic write protection at 4.25 V prevents corruption during brief brownouts common in hospital-grade power distribution, meeting IEC 62304 software safety requirements.
Factory Automation PLC Module	Avionics Black Box Recorder
Use Scenario: Retaining ladder logic state, I/O mapping, and fault logs in programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Industrial-temperature NV SRAM interfaced directly to 16-bit microcontroller bus for deterministic real-time control. Use Value: -40°C to +85°C rating and 70 ns access time ensure reliable operation under thermal cycling and electromagnetic noise, avoiding FPGA-based memory controllers.	Use Scenario: Capturing flight control commands and sensor telemetry in commercial aircraft crash-survivable recorders. IC Role / Device Role / Timing Role: High-reliability memory with autonomous power switchover for continuous recording during engine failure or electrical system collapse. Use Value: UL-recognized construction (E99151) and 150 µs V_CC slew response meet DO-160 Section 22 lightning-induced transient immunity requirements.

Industrial Data Logger

Medical Device Configuration Store

Use Scenario: Continuous recording of sensor readings in remote environmental monitoring stations with intermittent AC power and backup batteries.

IC Role / Device Role / Timing Role: Nonvolatile SRAM providing immediate-access storage for last-known-good state and runtime parameters during grid outages.

Use Value: Guarantees 10-year data retention without refresh or external power, eliminating EEPROM wear-out concerns and enabling deterministic recovery after multi-day blackouts.

Use Scenario: Storing calibration coefficients, patient history, and safety-critical settings in portable ultrasound and infusion pumps.

IC Role / Device Role / Timing Role: Battery-backed memory preserving life-support configuration across power cycles and sterilization shutdowns.

Use Value: Automatic write protection at 4.25 V prevents corruption during brief brownouts common in hospital-grade power distribution, meeting IEC 62304 software safety requirements.

Factory Automation PLC Module

Avionics Black Box Recorder

Use Scenario: Retaining ladder logic state, I/O mapping, and fault logs in programmable logic controllers operating in harsh factory environments.

IC Role / Device Role / Timing Role: Industrial-temperature NV SRAM interfaced directly to 16-bit microcontroller bus for deterministic real-time control.

Use Value: -40°C to +85°C rating and 70 ns access time ensure reliable operation under thermal cycling and electromagnetic noise, avoiding FPGA-based memory controllers.

Use Scenario: Capturing flight control commands and sensor telemetry in commercial aircraft crash-survivable recorders.

IC Role / Device Role / Timing Role: High-reliability memory with autonomous power switchover for continuous recording during engine failure or electrical system collapse.

Use Value: UL-recognized construction (E99151) and 150 µs V_CC slew response meet DO-160 Section 22 lightning-induced transient immunity requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar nonvolatile SRAM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
DS1265AB-70IND+	Narrower V_CC range (4.75–5.25 V); higher V_TP (4.50–4.75 V); identical pinout, speed, and package	Better suited for systems with tightly regulated 5 V supplies where early write protection is preferred	Select DS1265AB-70IND+ if power supply regulation is <±5% and brownout detection margin must exceed 0.25 V
STK12C68-E25I	64 Kbit capacity (8K × 8); 25 ns access; SOIC-28 package; different pinout and timing parameters	Targeted at space-constrained designs requiring lower density and faster access, not drop-in replacement	Choose STK12C68-E25I only for new designs prioritizing footprint reduction over memory size and legacy DIP compatibility

Compared with DS1265AB-70IND+, the DS1265Y-70 offers wider supply tolerance for unregulated industrial rails, while STK12C68-E25I trades capacity and package compatibility for speed and surface-mount integration - making DS1265Y-70 optimal for retrofitting legacy 8 Mbit DIP-based systems requiring robust brownout resilience.

Availability

DS1265Y-70 is available at Aetrix Electronics and suitable for industrial data loggers, medical device configuration stores, and factory automation PLC modules requiring stable component supply, long-life data retention, and RoHS-compliant through-hole packaging.

Supply support for DS1265Y-70 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (acquired by Analog Devices in 2021) is a U.S.-based semiconductor company specializing in high-reliability analog and mixed-signal ICs for industrial, automotive, and communications markets.

The DS1265Y-70 belongs to Maxim's legacy nonvolatile SRAM product line, designed specifically for applications demanding zero-write-endurance limits, autonomous power-fail response, and long-term data integrity without external supervision circuitry.

FAQ

What is the guaranteed data retention period for DS1265Y-70 when external power is removed?

The DS1265Y-70 guarantees a minimum of 10 years of data retention in the absence of external power, based on component selection, process control, and design validation. This retention period begins upon first application of V_CC, when the internal freshness seal activates the lithium energy source. The DS1265Y-70 achieves this without requiring periodic refresh or external backup power sources.

Does DS1265Y-70 require external circuitry to manage power-fail events?

No, the DS1265Y-70 contains fully integrated power-fail detection, write-protection logic, and lithium cell switching circuitry. It autonomously enables write protection when V_CC drops below 4.25 V and connects the battery when V_CC falls below ~3.0 V - no external supervisors, capacitors, or diodes are needed. The DS1265Y-70 is designed for direct microprocessor bus connection with zero support components.

What is the meaning of "IND" in DS1265Y-70IND+ and how does it affect operation?

The "IND" suffix in DS1265Y-70IND+ denotes qualification for the industrial temperature range of -40°C to +85°C, verified across all electrical parameters including access time, standby current, and write protection voltage. This ensures reliable DS1265Y-70 operation in environments such as factory floors, outdoor utility meters, and vehicle-mounted control units where ambient temperatures exceed commercial grade limits.

Can DS1265Y-70 be used as a direct replacement for standard 8 Mbit SRAMs like AS6C8008 or IS61LV832AL?

The DS1265Y-70 shares the same 1,048,576 × 8 organization, 36-pin EDIP footprint, and asynchronous SRAM timing interface, allowing mechanical and logical compatibility with many standard SRAMs. However, due to its integrated lithium backup and automatic write protection, the DS1265Y-70 requires no changes to address/data bus wiring but may need minor firmware review to confirm no assumptions about power-fail behavior - unlike standard SRAMs, the DS1265Y-70 retains data across complete power loss.

What is the function of the NC pins on DS1265Y-70 and how should they be handled on the PCB?

DS1265Y-70 has three NC (No Connect) pins: Pin 12, Pin 24, and Pin 35. These pins are internally unconnected and serve no electrical function. They must remain unconnected on the PCB - no routing, grounding, or termination is permitted. Leaving them floating complies with Maxim's design specification and avoids potential signal coupling or mechanical stress issues in the 740-mil EDIP package.

DS1265Y-70 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: -

Package/Case:: 36-DIP Module (0.610", 15.49mm)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: NVSRAM

Technology:: NVSRAM (Non-Volatile SRAM)

Memory Size:: 8Mbit

Memory Organization:: 1M x 8

Memory Interface:: Parallel

Clock Frequency:: -

Write Cycle Time - Word, Page:: 70ns

Access Time:: 70 ns

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 36-EDIP

DS1265Y-70 FAQ

1.How can I place an order for DS1265Y-70 through Aetrix?

Please submit a Request for Quotation (RFQ) for DS1265Y-70 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DS1265Y-70 reliable?

The price and inventory of DS1265Y-70 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1265Y-70 is usually 5 days.

3.What payment methods are accepted for DS1265Y-70?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1265Y-70 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DS1265Y-70?

DS1265Y-70 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DS1265Y-70 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DS1265Y-70?

For technical support, including DS1265Y-70 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1265Y-70 requirements.

6.How does Aetrix verify that DS1265Y-70 is sourced from the original manufacturer or authorized distributors?

All DS1265Y-70 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1265Y-70 meets industry standards.

7.What is the process for return or replacement of DS1265Y-70?

All DS1265Y-70 units undergo pre-shipment inspection (PSI). If there is an issue with DS1265Y-70, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DS1265Y-70 part is unused and in its original packaging.

Return procedure for DS1265Y-70:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…