Analog Devices Inc./Maxim Integrated DS1267S-010
- Part No.:
- DS1267S-010
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Digital Potentiometers
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1267S-010.pdf
- Description:
- IC DGTL POT 10KOHM 256TAP 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,591
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1267S-010 from Maxim Integrated (now Analog Devices) is a dual 256-position digital potentiometer in 16-pin SOIC package, featuring two independent 10 kΩ resistive arrays with ±0.3 LSB relative linearity, 3-wire serial interface (RST/CLK/DQ), and stacked/cascaded configuration support for extended resolution or multi-device control. It operates from 4.5 V to 5.5 V across –40°C to +85°C and is used in precision gain/attenuation circuits.
For engineers reviewing the DS1267S-010 datasheet, DS1267S-010 pinout, DS1267S-010 application, or DS1267S-010 equivalent, key selection criteria include 10 kΩ end-to-end resistance, 8-bit per pot wiper resolution, stack-select bit control via 17-bit shift register, cascading capability using COUT/DQ daisy-chaining, and industrial temperature range compliance.
Technical Context
The DS1267S-010 integrates two matched 256-tap resistor arrays with temperature-compensated resistive elements and wiper terminals (W0/W1) connected via internal multiplexers controlled by an 8-bit value per pot. Its 3-wire serial port uses RST as chip-select enable, CLK for synchronous edge-triggered data transfer, and DQ for bidirectional 17-bit shift register access (stack select + wiper-1 + wiper-0).
Stacked mode doubles total resistance to 20 kΩ with 512-step resolution by series-connecting H1–L0 and selecting SOUT output via bit-0 of the shift register. Cascading is enabled by COUT's 50 ns propagation delay and RST-independent activity, allowing daisy-chained read/write of multiple DS1267S-010 devices using a single processor bus.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resistance Value | 10 kΩ end-to-end per potentiometer; enables precise 10 kΩ-range analog tuning without external scaling. |
| Resolution | 256 positions per pot (8-bit); provides 0.39% step resolution for fine-grained gain/offset control. |
| Linearity | ±0.3 LSB relative linearity; ensures monotonic voltage division across wiper positions for stable feedback loops. |
| Supply Voltage | 4.5 V to 5.5 V; compatible with standard +5 V logic and mixed-signal systems without level-shifting. |
| Operating Temp | –40°C to +85°C; supports deployment in industrial control, automotive body electronics, and embedded instrumentation. |
| Interface | 3-wire serial (RST/CLK/DQ); eliminates need for I²C or SPI peripherals and reduces MCU GPIO count. |
| Standby Current | 22 µA typical; allows battery-backed or low-power sensor interface designs with minimal quiescent drain. |
Pinout & Package
DS1267S-010 is housed in a 16-pin SOIC (300-mil) package with exposed pad not present; pin layout optimized for serial control and dual-pot interconnection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply input | Connects to +5 V rail; powers internal logic and resistor array biasing. |
| GND | Ground reference | Common return path for supply, logic, and analog sections; must be low-impedance. |
| RST | Serial port enable | High-active chip select; must transition high→low to latch updated wiper values into multiplexers. |
| CLK | Serial clock input | Edge-triggered timing signal; data shifts on low→high transition; max 10 MHz rate. |
| DQ | Bidirectional serial data | Input for write operations; floats during read-back via COUT feedback loop. |
| COUT | Cascade output | Shift-register bit-out (MSB-first); active regardless of RST state; enables daisy-chain read/write. |
| SOUT | Stacked wiper output | Multiplexed W0/W1 output selected by stack bit; used only when potentiometers are series-connected. |
| H0, H1 | Potentiometer high ends | Fixed terminals at top of each 10 kΩ resistive ladder; connect to reference voltage or signal source. |
| L0, L1 | Potentiometer low ends | Fixed terminals at bottom of each ladder; typically tied to GND or bias point. |
| W0, W1 | Individual wiper outputs | Analog outputs per pot; drive high-impedance loads to minimize wiper resistance (400–1000 Ω) error. |
| VB | Substrate bias | Connect to GND for standard operation; required for negative voltage tolerance on resistor pins. |
| NC | No internal connection | Two pins (pins 2 and 15) are unconnected; must remain floating or grounded per layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 256-position pots | Enables independent adjustment of two analog paths (e.g., differential gain and offset) in one IC. |
| Stacked configuration mode | Combines both 10 kΩ arrays into 20 kΩ with 512-step resolution via SOUT and stack-select bit. |
| Cascadable 3-wire interface | Supports daisy-chained control of multiple DS1267S-010 units using single CLK/RST/DQ lines. |
| Temperature-compensated linearity | ±0.3 LSB relative linearity maintained over –40°C to +85°C, critical for stable calibration. |
| Ultra-low standby current | 22 µA typical draw allows integration into always-on sensor front-ends without battery penalty. |
Applications
| Audio Signal Conditioning | Inverting Variable-Gain Amplifier |
|---|---|
Use Scenario: Adjusting volume and tone balance in professional audio mixers with non-volatile trimming requirements. IC Role / Device Role / Timing Role: Dual potentiometer providing digitally set attenuation for left/right channels and bass/treble filters. Use Value: Eliminates mechanical pot wear and drift; 10 kΩ value matches standard op-amp feedback networks; ±0.3 LSB linearity preserves harmonic integrity. | Use Scenario: Programmable gain control in test equipment signal chains where gain must be calibrated and recalled. IC Role / Device Role / Timing Role: Configurable feedback network element in op-amp inverting amplifier topology. Use Value: Gain equation Av = –n/(255–n) enables precise integer-ratio gain steps; 256-position resolution supports <0.4% gain increment granularity. |
| Fixed-Gain Attenuator | Industrial Sensor Calibration |
Use Scenario: Scaling analog sensor outputs (e.g., 0–10 V pressure transducers) to match ADC input ranges in PLC modules. IC Role / Device Role / Timing Role: Precision voltage divider with digitally set tap position for signal attenuation. Use Value: 10 kΩ resistance minimizes loading on high-Z sensors; relative linearity ensures consistent scaling across temperature. | Use Scenario: Field-adjustable zero/span compensation in temperature or current transmitters with 4–20 mA output. IC Role / Device Role / Timing Role: Digital trim component for offset and gain correction in analog signal conditioning stages. Use Value: Industrial temp range (–40°C to +85°C) and 22 µA standby current support long-life unattended operation; stack mode allows dual-point calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5232BRUZ10 | Nonvolatile EEPROM storage; 256-tap, 10 kΩ; SPI interface; wider supply (2.7–5.5 V); higher ICC (up to 300 µA). | Requires nonvolatile retention; suited for power-cycled systems needing last-setting recall. | Select AD5232BRUZ10 if EEPROM-based setting persistence is mandatory and SPI is available. |
| MCP42010-I/P | Volatile RAM-based; 256-tap, 10 kΩ; SPI interface; lower ICC (150 µA typ); no stacking or cascading support. | Lacks SOUT/COUT features; limited to single-device, non-daisy-chain use cases. | Select MCP42010-I/P for cost-sensitive, single-pot applications where serial simplicity outweighs stacking needs. |
Compared with DS1267S-010, AD5232BRUZ10 adds nonvolatile memory but removes cascading capability, while MCP42010-I/P offers lower cost and simpler SPI control but omits stacked configuration and daisy-chain support-making DS1267S-010 uniquely suited for multi-device, resolution-extending industrial analog control.
Availability
DS1267S-010 is available at Aetrix Electronics and suitable for industrial sensor calibration, programmable gain amplifiers, audio signal conditioning, and fixed-gain attenuators requiring stable component supply and long-term obsolescence management.
Supply support for DS1267S-010 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog and mixed-signal ICs for industrial, medical, and communications applications.
The DS1267S-010 belongs to Maxim's digital potentiometer product line, engineered for replacing mechanical trimmers in automated calibration, gain control, and sensor signal conditioning systems where digital programmability and temperature stability are essential.
FAQ
What is the end-to-end resistance value of the DS1267S-010?
The DS1267S-010 has a nominal end-to-end resistance of 10 kΩ per potentiometer, as indicated by the "-010" suffix. This value is specified with ±20% tolerance at 25°C and remains stable across the full –40°C to +85°C operating range due to temperature compensation. The 10 kΩ value is optimized for compatibility with standard op-amp feedback networks and sensor interface circuits.
How does the stacked configuration work on the DS1267S-010?
The DS1267S-010 supports stacked configuration by connecting H1 to L0, forming a 20 kΩ series resistor string with 512 discrete tap points. The SOUT pin outputs either W0 or W1 based on the stack select bit (bit 0) in the 17-bit shift register. When enabled, this mode doubles resolution and total resistance without adding external components-uniquely extending analog tuning range beyond single-pot limits.
Can multiple DS1267S-010 devices be controlled from a single microcontroller?
Yes, the DS1267S-010 supports daisy-chained cascading via its COUT pin, which outputs shifted data with ≤50 ns delay regardless of RST state. By connecting COUT of one DS1267S-010 to DQ of the next, a single 3-wire bus can configure multiple units. Total bits transmitted equal 17 × number of devices, enabling synchronized wiper updates across a system without additional GPIOs or address decoding.
What is the function of the VB pin on the DS1267S-010?
The VB (substrate bias) pin on the DS1267S-010 must be connected to GND for standard +5 V operation. It enables safe operation of resistor terminals (H/L/W) at voltages down to –5.5 V relative to GND when biased negatively. Leaving VB unconnected or floating violates absolute maximum ratings; grounding VB ensures proper junction isolation and prevents latch-up in mixed-voltage signal paths.
Does the DS1267S-010 retain wiper settings after power cycling?
No, the DS1267S-010 is a volatile digital potentiometer: wiper positions reset to mid-scale (128, or 50% resistance) on power-up. It lacks onboard EEPROM or nonvolatile memory. To maintain settings across power cycles, the host controller must reinitialize the 17-bit shift register-including stack select bit and both wiper values-during startup sequence using the 3-wire serial interface.
DS1267S-010 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- Serial
- Memory Type:
- Volatile
- Voltage - Supply:
- 5V
- Features:
- Cascade Pin
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 750ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 400
DS1267S-010 FAQ
1.How can I place an order for DS1267S-010 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1267S-010 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1267S-010 reliable?
The price and inventory of DS1267S-010 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1267S-010 is usually 5 days.
3.What payment methods are accepted for DS1267S-010?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1267S-010 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1267S-010?
DS1267S-010 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1267S-010 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1267S-010?
For technical support, including DS1267S-010 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1267S-010 requirements.
6.How does Aetrix verify that DS1267S-010 is sourced from the original manufacturer or authorized distributors?
All DS1267S-010 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1267S-010 meets industry standards.
7.What is the process for return or replacement of DS1267S-010?
All DS1267S-010 units undergo pre-shipment inspection (PSI). If there is an issue with DS1267S-010, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1267S-010 part is unused and in its original packaging.
Return procedure for DS1267S-010:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1267S-010 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

