Analog Devices Inc./Maxim Integrated DS1267S-010+T&R
- Part No.:
- DS1267S-010+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Digital Potentiometers
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DS1267S-010+T&R.pdf
- Description:
- IC DGTL POT 10KOHM 256TAP 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,354
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1267S-010+T&R from Maxim Integrated (now Analog Devices) is a dual-channel, 256-position digital potentiometer in 16-pin SOIC package with 10 kΩ end-to-end resistance per channel, ±0.3 LSB relative linearity, and 3-wire serial interface (RST/CLK/DQ) for wiper position control. It operates from 4.5 V to 5.5 V over -40°C to +85°C and supports stacked configuration for 512-step resolution.
For engineers reviewing the DS1267S-010+T&R datasheet, DS1267S-010+T&R pinout, DS1267S-010+T&R application, or DS1267S-010+T&R equivalent, this device serves as a programmable analog gain/attenuation element in precision instrumentation, sensor calibration, and voltage-controlled amplifier circuits where nonvolatile wiper setting is not required but low-power, quiet operation and daisy-chain capability are critical.
Technical Context
The DS1267S-010+T&R implements two independent 8-bit-controlled resistive ladders, each with 256 tap points and temperature-compensated resistive elements. Its 3-wire serial interface uses RST as chip-select enable, CLK for synchronous bit sampling, and DQ for bidirectional data transfer - with COUT providing cascaded output for multi-device daisy-chaining.
Wiper positions are stored in a 17-bit shift register (stack select bit + 8-bit wiper-1 + 8-bit wiper-0), loaded only on RST falling edge. Stacked mode (via stack select bit) routes either W0 or W1 to SOUT, doubling effective resolution to 9 bits while maintaining 10 kΩ total resistance when both pots are series-connected.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resistance Value | 10 kΩ per potentiometer - sets gain/attenuation range in op-amp feedback networks without external scaling. |
| Resolution | 256 positions (8-bit) per channel - enables 0.39% incremental adjustment of analog signal paths. |
| Relative Linearity | ±0.3 LSB - ensures monotonicity and predictable step-to-step voltage change in precision trimming applications. |
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5 V logic and mixed-signal systems without level-shifting. |
| Operating Temp | -40°C to +85°C - qualified for industrial environments including motor control and sensor front-ends. |
| Standby Current | 22 µA - enables battery-powered calibration circuits with minimal quiescent drain. |
| CLK Frequency | DC to 10 MHz - supports fast reconfiguration (<1.7 µs per 17-bit write) in dynamic gain-control loops. |
Pinout & Package
DS1267S-010+T&R is housed in a 16-pin SOIC (300-mil) package with gull-wing leads, JEDEC MS-012AC compliant, 1.27 mm pitch, and 10.3 mm × 7.5 mm body dimensions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 15, 16 | NC / GND / VCC / VB | Pins 1 (VB) and 16 (GND) establish substrate bias reference; Pin 8 (VCC) powers core logic and resistive array; Pins 1 & 16 must be connected per absolute max ratings. |
| 3, 4, 5, 12, 13, 14 | L0/H0/W0 & L1/H1/W1 | Three terminals per potentiometer: Lx = low end, Hx = high end, Wx = wiper output - configurable as variable resistor or rheostat. |
| 6, 7, 9 | RST / CLK / DQ | 3-wire serial control: RST enables interface (high-active), CLK clocks data edges, DQ carries serial bitstream bidirectionally during active RST. |
| 10, 11 | COUT / SOUT | COUT outputs shifted data for daisy-chaining; SOUT delivers multiplexed wiper output (W0 or W1) in stacked mode - eliminates need for external multiplexer. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power consumption | 22 µA standby current enables use in always-on sensor calibration nodes without compromising battery life. |
| Stacked configuration support | Enables 512-step resolution (9-bit effective) by series-connecting both pots and selecting W0/W1 via SOUT - doubles usable steps without adding components. |
| Daisy-chain capability | COUT pin allows up to N devices on single 3-wire bus; total clock cycles = 17 × N - reduces MCU GPIO count and simplifies BOM in multi-channel systems. |
| Temperature-compensated resistors | ±0.3 LSB relative linearity maintained across -40°C to +85°C - ensures stable trim accuracy in automotive engine control or industrial PLC modules. |
| Resistor tolerance | ±20% end-to-end resistance - sufficient for gain-setting where absolute value is less critical than repeatability and linearity. |
Applications
| Instrumentation Gain Control | Sensor Offset Calibration |
|---|---|
|
Use Scenario: Programmable gain stage in a 24-bit precision ADC front-end for weigh-scale transducers. IC Role / Device Role / Timing Role: Dual potentiometer configures inverting amplifier feedback ratio (Av = –n/(255–n)) and reference bias network simultaneously. Use Value: Enables factory and field calibration of full-scale and zero-point offsets using same serial interface - no manual trimpots or recalibration hardware. |
Use Scenario: Compensating thermal drift in RTD or thermocouple signal conditioning circuits. IC Role / Device Role / Timing Role: One potentiometer adjusts cold-junction compensation voltage; the other fine-tunes amplifier offset nulling network. Use Value: Achieves <±0.1°C measurement stability over industrial temperature range using digitally stored trim values updated via host microcontroller. |
| Programmable Attenuator | Motor Drive Current Limit |
|
Use Scenario: Adjustable signal attenuation in audio line-level input stages before ADC sampling. IC Role / Device Role / Timing Role: Configured as fixed-gain attenuator with high-impedance load at W0 to minimize wiper resistance impact on frequency response. Use Value: Delivers flat 20 Hz–20 kHz response (1 MHz –3 dB cutoff for 10 kΩ version) with 0.39% step resolution - replaces mechanical volume controls in medical ultrasound receivers. |
Use Scenario: Setting peak current limit threshold in BLDC motor gate driver feedback loop. IC Role / Device Role / Timing Role: Provides adjustable reference voltage to current-sense comparator; second potentiometer calibrates hysteresis band. Use Value: Allows OEMs to configure motor torque limits per application without PCB redesign - supports multiple motor SKUs from single hardware platform. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5232BRUZ10 | Nonvolatile EEPROM storage (1024 writes), SPI interface, 10 kΩ, 256 taps, ±1 LSB relative linearity. | Requires nonvolatile retention of wiper settings after power loss; higher linearity spec but larger 24-pin TSSOP package. | Select AD5232BRUZ10 when power-cycle persistence is mandatory and board space permits larger footprint. |
| MCP42010-I/P | Volatile RAM-based, SPI interface, 10 kΩ, 256 taps, ±0.5 LSB relative linearity, 2.7–5.5 V supply. | Lower supply voltage range and higher wiper resistance (120 Ω typical); lacks stacking/cascading features. | Select MCP42010-I/P for cost-sensitive 3.3 V systems where daisy-chaining is unnecessary and linearity tolerance >±0.3 LSB is acceptable. |
Compared with AD5232BRUZ10 and MCP42010-I/P, the DS1267S-010+T&R uniquely supports hardware-stacked 9-bit resolution and true daisy-chain readback via COUT - making it optimal for multi-channel trimming where real-time wiper monitoring and extended step count outweigh nonvolatility requirements.
Availability
DS1267S-010+T&R is available at Aetrix Electronics and suitable for industrial instrumentation, sensor calibration, programmable attenuators, and motor control applications requiring stable component supply, long-term sourcing continuity, and RoHS-compliant packaging.
Supply support for DS1267S-010+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (acquired by Analog Devices in 2021) designs precision analog and mixed-signal ICs for industrial, automotive, and communications markets, emphasizing low-power, high-reliability performance.
The DS1267S-010+T&R belongs to Maxim's digital potentiometer family engineered for replacing mechanical trimmers in automated test equipment, factory-calibrated sensors, and closed-loop analog control systems where serial configurability and low standby current are essential.
FAQ
What is the function of the VB pin on the DS1267S-010+T&R?
The VB (substrate bias) pin on the DS1267S-010+T&R must be connected to GND for normal operation. It establishes the substrate reference for the internal CMOS switches and resistive elements. Per Absolute Maximum Ratings, VB may range from –5.5 V to GND - but operation at negative VB requires corresponding negative voltage on resistor pins (L/H/W), which is not supported in standard 5 V systems. For DS1267S-010+T&R, grounding VB ensures optimal linearity and wiper resistance stability.
Does the DS1267S-010+T&R retain wiper settings after power removal?
No, the DS1267S-010+T&R is a volatile digital potentiometer: wiper positions are lost when VCC is removed. On power-up, both wipers reset to mid-scale (128 decimal, binary 10000000). To maintain settings across power cycles, an external microcontroller must reinitialize the DS1267S-010+T&R via its 3-wire interface during startup - a design choice enabling ultra-low standby current (22 µA) and eliminating EEPROM wear-out concerns.
Can the DS1267S-010+T&R be used in a single-potentiometer configuration?
Yes, the DS1267S-010+T&R supports independent operation of either potentiometer. L0/H0/W0 form one 10 kΩ pot; L1/H1/W1 form the second. Either can be used alone while leaving the other terminals unconnected (or tied to safe voltages within VB–VCC range). The serial interface allows writing to one wiper only - bits 1–8 control pot-1 (W1), bits 9–16 control pot-0 (W0) - giving full per-channel addressability without hardware modification.
What is the maximum clock frequency supported by the DS1267S-010+T&R serial interface?
The DS1267S-010+T&R supports a maximum CLK frequency of 10 MHz, with minimum pulse width of 50 ns for both high and low states. At 10 MHz, a complete 17-bit write transaction takes approximately 1.7 µs. This timing allows rapid reconfiguration in closed-loop systems such as adaptive filter tuning or real-time gain compensation - significantly faster than I²C-based alternatives limited to 400 kHz.
How does the stacked configuration work on the DS1267S-010+T&R?
In stacked mode, the DS1267S-010+T&R connects both potentiometers in series between L0 and H1, yielding 20 kΩ total resistance and 512 discrete steps. The stack select bit (bit 0 of the 17-bit shift register) determines whether SOUT outputs W0 (bit = 0) or W1 (bit = 1). This eliminates external wiring changes and enables software-selectable dual-ratio gain paths - e.g., coarse/fine adjustment or high/low sensitivity modes - all within one DS1267S-010+T&R device.
DS1267S-010+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- Serial
- Memory Type:
- Volatile
- Voltage - Supply:
- 5V
- Features:
- Cascade Pin
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 750ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-SOIC
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 400
DS1267S-010+T&R FAQ
1.How can I place an order for DS1267S-010+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1267S-010+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1267S-010+T&R reliable?
The price and inventory of DS1267S-010+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1267S-010+T&R is usually 5 days.
3.What payment methods are accepted for DS1267S-010+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1267S-010+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1267S-010+T&R?
DS1267S-010+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1267S-010+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1267S-010+T&R?
For technical support, including DS1267S-010+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1267S-010+T&R requirements.
6.How does Aetrix verify that DS1267S-010+T&R is sourced from the original manufacturer or authorized distributors?
All DS1267S-010+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1267S-010+T&R meets industry standards.
7.What is the process for return or replacement of DS1267S-010+T&R?
All DS1267S-010+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1267S-010+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1267S-010+T&R part is unused and in its original packaging.
Return procedure for DS1267S-010+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1267S-010+T&R Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

