Analog Devices Inc./Maxim Integrated DS1350WP-150
- Part No.:
- DS1350WP-150
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Memory
- Package:
- 34-PowerCap™ Module
- Datasheet:
-
DS1350WP-150.pdf
- Description:
- IC NVSRAM 4MBIT PAR 34PWRCAP
- Quantity:
- Payment:

- Shipping:

Inventory:1,767
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1350WP-150 from Maxim Integrated is a 3.3V, 1024k-bit (131,072 × 8) nonvolatile static RAM with integrated lithium battery backup, power-fail detection, automatic write protection, and battery voltage monitoring. It delivers 100 ns read/write access time, 50 µA typical standby current, and 10-year data retention without external power. It replaces 128k × 8 SRAM/EEPROM/Flash in mission-critical industrial memory logging systems.
For engineers reviewing the DS1350WP-150 datasheet, DS1350WP-150 pinout, DS1350WP-150 application, or DS1350WP-150 equivalent, key selection considerations include its PowerCap Module (PCM) package compatibility with DS9034PC+, VCC fail-detect timing (tPD = 1.5 µs), RST open-drain reset output with 200 ms power-on hold, BW battery warning output, and guaranteed 2.8 V write-protection threshold.
Technical Context
The DS1350WP-150 integrates a fully static SRAM core with autonomous power management circuitry that monitors VCC in real time. When VCC drops below 2.8 V, it unconditionally enables write protection and switches to lithium backup at ~2.5 V; during power-up, it holds RST active for 125–350 ms (tREC/tRPU) to ensure system stability before enabling normal operation.
Its dual open-drain outputs-RST (reset) and BW (battery warning)-require external pull-ups and sink up to 10 mA. Battery health is verified daily via a 1-second 1 MΩ load test; BW asserts if voltage falls below 2.6 V and remains asserted until module replacement, even after subsequent VCC power cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1024 kbit (131,072 × 8), directly replaces 128k × 8 volatile/nonvolatile memory in legacy designs |
| Access Time | 100 ns tACC - ensures compatibility with high-speed microcontroller bus timing without wait states |
| VCC Write-Protection Threshold | 2.8 V min - triggers unconditional write lock before data corruption risk begins |
| Standby Current | 50 µA typical - enables ultra-low-power data logging during extended VCC absence |
| Data Retention | 10 years minimum without external power - guaranteed from first VCC application, not shelf life |
| Battery Warning Logic | Daily 1 s test with 2.6 V trip point - provides field-deployable end-of-life indication with persistent BW assertion |
| Reset Output Timing | RST held active 125–350 ms after VCC valid - satisfies tREC and prevents boot instability during power ramp-up |
Pinout & Package
DS1350WP-150 uses the 34-pin PowerCap Module (PCM) package - a surface-mountable base that mates with the snap-on DS9034PC+ PowerCap containing the lithium battery. The PCM design isolates the battery from reflow soldering temperatures (≤260°C), enabling standard SMT assembly prior to PowerCap attachment.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address Inputs | 17-bit address bus supporting full 131,072-word addressing; no internal decoding required |
| DQ0–DQ7 | Data I/O | 8-bit bidirectional data bus compatible with standard SRAM interface timing and bus loading |
| CE | Chip Enable | Active-low chip select; controls device enable and participates in write-cycle timing (tWP, tWR) |
| WE | Write Enable | Active-low write strobe; falling edge (with CE) initiates write; rising edge terminates cycle |
| OE | Output Enable | Active-low output control; used only in read mode; high during writes to avoid bus contention |
| RST | Reset Output | Open-drain output asserting low during power-up/fail; requires external pull-up; sinks 10 mA |
| BW | Battery Warning | Open-drain output asserting low when battery voltage ≤2.6 V; remains latched until replacement |
| VCC | Power Supply | +3.3 V ±0.3 V supply; powers logic and SRAM; monitored continuously for fail detection |
| GND | Ground | Reference for all signals and internal switching circuits; two dedicated pins for noise reduction |
| NC | No Connect | Two pins (pins 17 & 18) are unconnected; must remain floating per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Power-Fail Response | Switches to lithium backup within 1.5 µs of VCC drop below threshold and disables writes before data corruption occurs |
| Freshness Seal | Lithium battery electrically disconnected at shipment; enabled only on first VCC application > VTP, preserving full capacity |
| Standardized PCM Pinout | Identical pin assignment across Maxim's nonvolatile SRAM family - simplifies board reuse and migration |
| Dedicated Battery Monitoring | Self-contained 24-hour test cycle with hardware-based 2.6 V trip point - eliminates need for external supervision circuitry |
| Industrial Temperature Support | Rated for -40°C to +85°C operation (IND variant); DS1350WP-150 matches this range per ordering code |
Applications
| Industrial Data Logger | Metering Firmware Storage |
|---|---|
|
Use Scenario: Continuous recording of sensor readings in remote utility meters with infrequent mains power availability. IC Role / Device Role / Timing Role: Nonvolatile SRAM providing immediate-read/write memory with zero-latency backup during grid outages. Use Value: Eliminates EEPROM wear-out and Flash write delays; retains 10 years of timestamped logs without refresh or software overhead. |
Use Scenario: Storing calibration constants and firmware update staging buffers in smart electricity/water meters. IC Role / Device Role / Timing Role: Drop-in replacement for 128k × 8 SRAM with built-in power-loss immunity during over-the-air updates. Use Value: Prevents partial-write corruption during sudden power loss; enables atomic firmware patch application without external supervision. |
| Medical Device Event Buffer | PLC Configuration Memory |
|
Use Scenario: Capturing critical diagnostic events (e.g., arrhythmia markers) in portable ECG monitors operating on battery only. IC Role / Device Role / Timing Role: High-reliability memory buffer with deterministic 100 ns access and guaranteed 10-year data retention. Use Value: Meets IEC 62304 Class C safety requirements by eliminating data loss risk during battery swaps or brownouts. |
Use Scenario: Holding runtime configuration, I/O mapping, and ladder logic state in industrial programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile storage for volatile PLC working memory, surviving factory power interruptions and maintenance cycles. Use Value: Enables hot restart without reinitialization; maintains machine state across unplanned outages with no software intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1345WP-100IND+ | Same 1024k-bit PCM architecture but rated for 100 ns access only; lacks -150 speed grade | Acceptable where 100 ns timing suffices; not suitable for systems requiring tighter tACC margin | Select DS1350WP-150 when design margins demand guaranteed 150 MHz-equivalent bus timing |
| STK13C68-3J | 1024k-bit nvSRAM in 32-pin SOIC; no integrated battery monitor or BW output; uses internal capacitor backup | Limited to shorter retention (typically 72 hours); unsuitable for long-term unpowered storage or battery-health reporting | Choose DS1350WP-150 when 10-year retention, daily battery testing, and field-serviceable PowerCap are required |
Compared with DS1345WP-100IND+ and STK13C68-3J, DS1350WP-150 uniquely combines 100 ns access, 10-year retention, open-drain BW/RST outputs, and field-replaceable PowerCap - making it the only option supporting both high-speed operation and predictive battery maintenance in industrial deployments.
Availability
DS1350WP-150 is available at Aetrix Electronics and suitable for industrial data loggers, smart metering systems, and medical event recorders requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DS1350WP-150 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and nonvolatile memory solutions for industrial, medical, and communications applications.
The DS1350WP-150 belongs to Maxim's PowerCap nonvolatile SRAM product line, engineered specifically for systems needing seamless, transparent memory backup without firmware intervention or external supervision circuitry.
FAQ
What is the guaranteed data retention period for DS1350WP-150 under zero-power conditions?
The DS1350WP-150 guarantees a minimum of 10 years of data retention when powered off, measured cumulatively from the moment VCC is first applied. This specification assumes proper initial activation (which connects the lithium source) and operation within the rated temperature range. The DS1350WP-150 achieves this using a sealed, freshness-sealed lithium battery and autonomous power-switching circuitry that minimizes self-discharge.
Does DS1350WP-150 require an external PowerCap, and which one is compatible?
Yes, DS1350WP-150 requires a separate DS9034PC+ or DS9034PCI+ PowerCap to function as a complete nonvolatile SRAM module. The DS1350WP-150 is the PCM base; the PowerCap snaps onto it post-reflow and contains the lithium battery. These components are ordered separately - DS1350WP-150 does not include the battery, and DS9034PC+ is not interchangeable with other PowerCap variants.
How does the battery warning (BW) output behave once triggered on DS1350WP-150?
Once the DS1350WP-150 detects battery voltage ≤2.6 V during its daily 1-second test, the BW output asserts low and remains latched in that state until the entire PowerCap Module is replaced. Even after subsequent VCC power cycles, BW stays active if the battery remains depleted. This behavior ensures field technicians receive unambiguous, persistent notification of end-of-life - a design feature unique to the DS1350WP-150 among Maxim's nvSRAM offerings.
What is the purpose of the RST output on DS1350WP-150, and how is it timed?
The RST output on DS1350WP-150 is an open-drain reset signal that holds the host processor in reset during power-up transients and VCC ramp-up. After VCC rises above the valid threshold, RST remains active for 125–350 ms (tRPU) to satisfy tREC timing and prevent premature execution. During power failure, RST asserts within 15 µs (tRPD) to warn the system of imminent shutdown - a critical timing guarantee enforced by the DS1350WP-150's internal voltage monitor.
Can DS1350WP-150 operate without external pull-up resistors on RST and BW pins?
No, DS1350WP-150 cannot operate correctly without external pull-up resistors on both RST and BW pins. These outputs are open-drain and require pull-ups to VCC (typically 4.7 kΩ–10 kΩ) to generate valid logic-high levels. Without them, RST and BW remain floating or weakly pulled low, preventing proper reset signaling and battery warning detection. The DS1350WP-150 datasheet specifies that both pins sink up to 10 mA, confirming their open-drain driver strength.
DS1350WP-150 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 34-PowerCap™ Module
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- NVSRAM
- Technology:
- NVSRAM (Non-Volatile SRAM)
- Memory Size:
- 4Mbit
- Memory Organization:
- 512K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 150ns
- Access Time:
- 150 ns
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 34-PowerCap Module
DS1350WP-150 FAQ
1.How can I place an order for DS1350WP-150 through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1350WP-150 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1350WP-150 reliable?
The price and inventory of DS1350WP-150 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1350WP-150 is usually 5 days.
3.What payment methods are accepted for DS1350WP-150?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1350WP-150 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1350WP-150?
DS1350WP-150 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1350WP-150 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1350WP-150?
For technical support, including DS1350WP-150 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1350WP-150 requirements.
6.How does Aetrix verify that DS1350WP-150 is sourced from the original manufacturer or authorized distributors?
All DS1350WP-150 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1350WP-150 meets industry standards.
7.What is the process for return or replacement of DS1350WP-150?
All DS1350WP-150 units undergo pre-shipment inspection (PSI). If there is an issue with DS1350WP-150, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1350WP-150 part is unused and in its original packaging.
Return procedure for DS1350WP-150:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1350WP-150 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

