Analog Devices Inc./Maxim Integrated DS1705EPA+
- Part No.:
- DS1705EPA+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1705EPA+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,269
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1705EPA+ from Maxim Integrated is a 5V ±5% microprocessor supervisory circuit that monitors VCC, provides pushbutton reset control, and implements a 1-second watchdog timer. It delivers active-low reset (RST), non-maskable interrupt (NMI), and watchdog status (WDS) outputs in an 8-pin PDIP package, operating across –40°C to +85°C for industrial embedded systems requiring reliable power-up/power-down sequencing and software fault recovery.
For engineers reviewing the DS1705EPA+ datasheet, DS1705EPA+ pinout, DS1705EPA+ application, or DS1705EPA+ equivalent, this page details its precise reset threshold (4.65 V typ), 130 ms minimum reset pulse width, 1 s watchdog timeout, NMI early-warning capability at 1.25 V IN trip point, and compatibility with 5V microcontroller power rails and reset architectures.
Technical Context
The DS1705EPA+ integrates three independent monitoring functions: precision VCC detection using an internal bandgap reference and comparator, debounced pushbutton reset with guaranteed 130 ms active-low pulse, and a monostable watchdog timer triggered by ST input transitions. Its dual reset signaling-RST (active-low) and WDS (active-low watchdog status)-enables layered system response to power faults and software hangs.
It supports flexible voltage sensing via the high-impedance IN pin (1.25 V trip point), allowing external resistor dividers to monitor upstream supplies up to 11.88 V at VCC = 3.3 V. The NMI output provides early warning with 200 µs pulse width and 100 µV hysteresis, while RST remains asserted for ≥130 ms after VCC recovery to ensure processor stabilization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.65 V typical (±5% tolerance); ensures reset activation before 5V supply drops below microcontroller minimum operating voltage. |
| Reset Pulse Width | 130–285 ms; guarantees sufficient time for power rail stabilization and CPU initialization during power-up or recovery. |
| Watchdog Timeout | 1.0–2.2 s; detects stalled firmware when ST strobe fails to toggle, triggering WDS low for system-level fault handling. |
| NMI Trip Accuracy | 1.25 V ±0.05 V at IN pin; enables precise early-warning detection of upstream supply decay with user-defined sense point. |
| Operating Current | 60 µA max at VCC < 5.5 V; minimizes quiescent load on battery- or energy-constrained 5V systems. |
| Temperature Range | –40°C to +85°C; validated for continuous operation in industrial control, instrumentation, and telecom infrastructure environments. |
Pinout & Package
DS1705EPA+ is housed in an 8-pin plastic DIP (300-mil) package with through-hole mounting compatibility and industry-standard footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low, internally pulled up (40 kΩ); debounces mechanical switch and initiates guaranteed 130 ms RST pulse on release. |
| VCC | Power Supply | Primary 5V supply input; powers internal comparators, timer, and output drivers; monitored for reset generation. |
| GND | Ground Reference | System ground return for all analog and digital circuitry; required for accurate voltage threshold referencing. |
| IN | Voltage Sense Input | High-impedance (≤1 µA leakage) input for external resistor divider; triggers NMI at 1.25 V, enabling upstream supply monitoring. |
| NMI | Non-Maskable Interrupt Output | Active-low, open-drain; pulses low for ≥200 µs on IN voltage decay, providing earliest possible software fault notification. |
| ST | Strobe Input | Active-low watchdog trigger; must be toggled every ≤1 s to prevent WDS assertion; internally pulled up (180 kΩ). |
| RST | Reset Output | Active-low, push-pull; drives microcontroller reset pin directly; held low ≥130 ms after VCC recovery. |
| WDS | Watchdog Status Output | Active-low, open-drain; signals watchdog timeout event; used to trigger system-level recovery or logging. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-function supervision | Combines VCC monitoring, pushbutton reset, and watchdog timer in one IC-eliminates discrete RC networks and logic gates. |
| Configurable voltage sensing | IN pin accepts user-defined trip points via resistor divider, enabling monitoring of 3.3V, 5V, or higher upstream rails without external op-amps. |
| Guaranteed reset timing | 130 ms minimum RST assertion ensures robust power-up sequencing even under slow-rising VCC conditions. |
| Noise-immune NMI | 5 µs minimum IN low duration required to trigger NMI, rejecting transients < 2 µs-prevents false interrupts from supply noise. |
| Pin-compatible upgrade path | Direct replacement for MAX705/MAX706 in same 8-pin DIP/SOIC/µSOP footprints-no PCB redesign needed for legacy designs. |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
Use Scenario: Microcontroller-based programmable logic controller operating in factory-floor environments with fluctuating 5V supply rails and EMI exposure. IC Role / Device Role / Timing Role: Supervisory IC providing VCC monitoring, hardware reset initiation, and watchdog-triggered fail-safe shutdown. Use Value: Prevents erratic behavior during brownouts by asserting RST before MCU enters undefined state; NMI allows graceful I/O shutdown prior to full reset. | Use Scenario: Portable ultrasound or patient monitor with battery-backed 5V subsystems requiring deterministic boot and runtime fault recovery. IC Role / Device Role / Timing Role: Power supervisor generating timed reset pulses and detecting firmware lockups via ST strobe monitoring. Use Value: 130 ms RST pulse ensures stable clock and memory initialization; WDS output triggers backup data save before forced reboot. |
| Telecom Line Card | Automotive Infotainment Gateway |
Use Scenario: Carrier-grade line card with hot-swap 5V power delivery and multi-core ARM processor managing packet forwarding. IC Role / Device Role / Timing Role: System-level supervisor coordinating power sequencing, pushbutton-initiated diagnostics, and watchdog-checked firmware execution. Use Value: PBRST input enables field-service reset without power cycling; IN pin monitors upstream DC/DC converter output for predictive maintenance alerts. | Use Scenario: In-vehicle infotainment gateway integrating CAN, Ethernet, and display controllers powered from vehicle 5V rail subject to cranking transients. IC Role / Device Role / Timing Role: Reset manager asserting RST during engine start voltage dips and generating NMI for OS-level power-state transition coordination. Use Value: 4.65 V VCC trip point aligns with automotive 5V regulator dropout thresholds; 130 ms reset hold prevents partial boot failures during cranking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX705CPA+ | Identical 5V ±5% VCC threshold, same 8-pin DIP package, but lacks WDS output and has no watchdog timer function. | Suitable only where basic reset and NMI are required-no runtime software hang detection capability. | Select MAX705CPA+ if watchdog functionality is unnecessary and cost optimization is prioritized over fault coverage. |
| TPS3808G33DBVR | 3.3V fixed threshold (not adjustable), 200 ms reset timeout, no NMI output, no pushbutton debounce, no watchdog timer. | Designed for simpler 3.3V-only applications without early-warning interrupt or multi-rail monitoring needs. | Choose TPS3808G33DBVR only for cost-sensitive 3.3V systems lacking requirement for NMI, ST-based watchdog, or IN-sense flexibility. |
Compared with MAX705CPA+, DS1705EPA+ adds watchdog status (WDS) and full ST-input watchdog functionality; compared with TPS3808G33DBVR, it supports 5V operation, offers NMI, pushbutton reset, and configurable IN sensing-making DS1705EPA+ uniquely suited for robust industrial 5V microcontroller supervision.
Availability
DS1705EPA+ is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, telecom infrastructure, and automotive electronics requiring stable component supply and long-term manufacturability.
Supply support for DS1705EPA+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The DS1705EPA+ belongs to Maxim's MicroMonitor™ family-designed specifically for comprehensive microprocessor supervision in harsh, real-time embedded systems demanding deterministic reset, early-failure warning, and runtime fault detection.
FAQ
What is the exact VCC reset threshold voltage for DS1705EPA+?
The DS1705EPA+ has a nominal VCC trip point of 4.65 V, with a guaranteed range of 4.50 V to 4.75 V (±5% tolerance). This threshold is factory-trimmed and temperature-compensated, ensuring consistent reset activation across the full –40°C to +85°C operating range. The DS1705EPA+ uses this value to assert RST when VCC falls below specification, protecting the microprocessor from undervoltage operation.
Does DS1705EPA+ provide both active-high and active-low reset outputs?
No, DS1705EPA+ provides only an active-low reset output (RST). Unlike some variants in the DS1706 family (e.g., DS1706LEPA+), the DS1705EPA+ does not include an active-high RST output. Its RST pin is push-pull, capable of sinking 10 mA and sourcing 350 µA, and is asserted low for ≥130 ms during power-up or fault conditions.
How does the watchdog timer in DS1705EPA+ operate, and what is its timeout period?
The DS1705EPA+ watchdog timer starts timing after RST becomes inactive and requires a high-to-low transition on the ST pin at least once every 1.0 to 2.2 seconds. If no ST edge occurs within that window, WDS is driven low for ≥130 ms. This timeout is tested at 4.5 V for 5V operation and provides deterministic detection of firmware stalls without requiring external timing components.
Can DS1705EPA+ monitor a 3.3V supply, or is it limited to 5V systems?
DS1705EPA+ is specified for 5V ±5% monitoring and is not designed to directly monitor 3.3V supplies. Its VCC trip point is fixed at ~4.65 V. However, it can monitor higher-voltage rails (e.g., 12V) via the IN pin using an external resistor divider-enabling indirect supervision of upstream 3.3V regulators by sensing their input supply. For native 3.3V monitoring, DS1706TEUA+ or DS1706SEUA+ would be appropriate alternatives.
Is DS1705EPA+ pin-compatible with MAX705 devices, and what does that mean for design reuse?
Yes, DS1705EPA+ is pin-compatible with MAX705/MAX706 in 8-pin DIP, SOIC, and µSOP packages. This means identical PCB footprints, identical pin assignments (PBRST, VCC, GND, IN, NMI, ST, RST, WDS), and identical electrical interface-allowing drop-in replacement without layout changes. Engineers can migrate from MAX705 designs to DS1705EPA+ to gain added watchdog status (WDS) functionality while retaining full hardware compatibility.
DS1705EPA+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
DS1705EPA+ FAQ
1.How can I place an order for DS1705EPA+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1705EPA+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1705EPA+ reliable?
The price and inventory of DS1705EPA+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1705EPA+ is usually 5 days.
3.What payment methods are accepted for DS1705EPA+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1705EPA+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1705EPA+?
DS1705EPA+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1705EPA+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1705EPA+?
For technical support, including DS1705EPA+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1705EPA+ requirements.
6.How does Aetrix verify that DS1705EPA+ is sourced from the original manufacturer or authorized distributors?
All DS1705EPA+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1705EPA+ meets industry standards.
7.What is the process for return or replacement of DS1705EPA+?
All DS1705EPA+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1705EPA+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1705EPA+ part is unused and in its original packaging.
Return procedure for DS1705EPA+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1705EPA+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

