Analog Devices Inc./Maxim Integrated DS1705ESA+T&R
- Part No.:
- DS1705ESA+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1705ESA+T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,668
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1705ESA+T&R from Maxim Integrated is a 5V ±5% microprocessor supervisory circuit that monitors VCC, provides pushbutton reset control, and delivers watchdog timer functionality with non-maskable interrupt (NMI) output. It halts and restarts out-of-control microprocessors during power transients, guarantees ≥130 ms active-low reset pulse width, and operates across -40°C to +85°C in 8-pin SOIC package.
For engineers reviewing the DS1705ESA+T&R datasheet, DS1705ESA+T&R pinout, DS1705ESA+T&R application, or DS1705ESA+T&R equivalent, key selection criteria include VCC trip point (4.50–4.75 V), NMI response time (≤8 µs), watchdog timeout (1.0–2.2 s), and compatibility with 5V systems requiring precise reset timing and early power-fail warning.
Technical Context
The DS1705ESA+T&R implements three independent monitoring functions: precision VCC threshold detection using an internal bandgap reference and comparator, debounced pushbutton reset with guaranteed 130 ms minimum active-low RST pulse, and a 1-second watchdog timer triggered by ST input transitions. All functions operate without external components.
Its IN pin accepts user-defined voltage sense points via resistor divider (trip point = 1.25 V), enabling upstream power rail monitoring; NMI asserts for ≥200 µs with 100 µV hysteresis to reject noise; and RST remains active ≥130 ms after VCC recovery to ensure system stabilization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.50–4.75 V - ensures reset activation before 5V supply drops below safe microprocessor operating range |
| Reset Pulse Width | ≥130 ms - guarantees sufficient time for power supply and CPU stabilization during power-up or recovery |
| Watchdog Timeout | 1.0–2.2 s - provides configurable window for software heartbeat verification before forced system reset |
| NMI Response Time | ≤8 µs - delivers early power-fail warning with minimal latency for controlled shutdown routines |
| Operating Current | 60 µA at VCC < 5.5 V - enables low-power operation in battery-backed or energy-sensitive embedded systems |
| IN Trip Voltage | 1.20–1.30 V - allows flexible external voltage sensing via resistor divider for custom rail monitoring |
| Temperature Range | -40°C to +85°C - supports industrial-grade deployment without derating or thermal management overhead |
Pinout & Package
DS1705ESA+T&R is housed in an 8-pin SOIC (150-mil) package, RoHS-compliant and tape-and-reel packaged per T&R suffix.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low debounced input; initiates ≥130 ms RST pulse on release, compatible with mechanical switches or NMI/WDS feedback |
| VCC | Power Supply | Primary 5V supply input; powers internal comparators, timer, and outputs; monitored for trip at 4.50–4.75 V |
| GND | Ground Reference | System ground return for all analog and digital circuitry; required for accurate voltage threshold detection |
| IN | Voltage Sense Input | High-impedance input referenced to 1.25 V internal bandgap; enables monitoring of upstream rails via external resistor divider |
| NMI | Non-Maskable Interrupt Output | Active-low open-drain output pulsed ≥200 µs on power-fail detection; used for early warning and graceful shutdown |
| ST | Strobe Input | Watchdog trigger input; high-to-low transition resets 1-second timeout counter; driven by MCU address/data/control signals |
| RST | Active-Low Reset Output | Open-drain reset signal asserted when VCC falls below trip point or PBRST is activated; held ≥130 ms post-recovery |
| WDS | Watchdog Status Output | Active-low open-drain output indicating watchdog timeout; can be fed back to PBRST for automatic reset on firmware hang |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Monitoring | Eliminates discrete voltage detectors and RC timing networks by embedding precision 5V ±5% VCC threshold detection with hysteresis |
| Hardware-Debounced Pushbutton Interface | Removes need for external debounce circuitry; guarantees clean ≥130 ms reset pulse regardless of switch bounce characteristics |
| Configurable Watchdog Timer | Provides fail-safe recovery from software lockup using only one MCU I/O pin (ST), with no external timing components required |
| Early Warning Non-Maskable Interrupt | Delivers sub-8 µs latency NMI pulse for controlled shutdown before full reset, maximizing data retention and state preservation |
| Flexible Voltage Sensing | IN pin supports user-defined trip points via resistor divider, enabling monitoring of higher-voltage rails (e.g., 12V, 24V) with same device |
Applications
| Industrial PLC Control | Medical Diagnostic Equipment |
|---|---|
Use Scenario: Microcontroller-based programmable logic controllers operating in factory environments with fluctuating 5V supplies and EMI exposure. IC Role / Device Role / Timing Role: Supervisory IC providing VCC monitoring, watchdog reset, and NMI-triggered fault logging prior to hard reset. Use Value: Prevents spurious reboots during line transients and enables deterministic fault recovery with preserved operational history. | Use Scenario: Portable ultrasound or patient monitor systems requiring reliable boot integrity and fail-safe behavior during battery switchover. IC Role / Device Role / Timing Role: System-level supervisor ensuring microprocessor reset stability during 5V rail transitions and detecting firmware hangs via ST strobe. Use Value: Guarantees ≥130 ms reset hold time for safe memory initialization and eliminates risk of corrupted diagnostic data due to premature resume. |
| Automotive Infotainment Head Unit | Network Router Power Management |
Use Scenario: In-vehicle infotainment units powered from automotive 12V converted to regulated 5V, subject to load dump and cold-crank events. IC Role / Device Role / Timing Role: Dual-role supervisor: monitors local 5V rail (VCC) and upstream 12V-derived rail (via IN pin and resistor divider). Use Value: Enables early NMI warning during brownout conditions, allowing audio buffer flush and display blanking before VCC-triggered reset. | Use Scenario: Enterprise-grade Ethernet routers with multi-core processors where firmware hangs must be recovered without manual intervention. IC Role / Device Role / Timing Role: Watchdog controller using ST input tied to CPU bus activity; WDS output feeds PBRST to force hardware reset on timeout. Use Value: Achieves autonomous recovery from unresponsive states without requiring remote reboot commands or physical access. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX705ESA+ | Pin-compatible 5V ±5% supervisor; identical pinout and RST/NMI/ST/PBRST functionality; same 130 ms reset timeout and 1 s watchdog | No functional difference; MAX705ESA+ is predecessor with identical electrical specs and qualification | Select MAX705ESA+ only if legacy design documentation references MAX705; DS1705ESA+ offers updated manufacturing and RoHS compliance |
| TPS3808G33DBVR | Different architecture: fixed 3.3V reset threshold, no NMI output, no ST input for watchdog; uses internal timer only | Lacks early-warning interrupt and programmable watchdog strobe; suitable only for basic reset-only applications | Choose TPS3808G33DBVR only for cost-sensitive 3.3V systems without watchdog or NMI requirements; not drop-in for DS1705ESA+ designs |
Compared with MAX705ESA+, DS1705ESA+ provides identical supervision functionality with enhanced manufacturability and RoHS compliance; versus TPS3808G33DBVR, DS1705ESA+ adds critical NMI and configurable watchdog features essential for robust embedded systems requiring graceful failure handling.
Availability
DS1705ESA+T&R is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, automotive infotainment, and network infrastructure applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DS1705ESA+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The DS1705ESA+T&R belongs to the MicroMonitor family, designed specifically for microprocessor system supervision-combining power monitoring, watchdog, and interrupt functions in a single 8-pin package for space-constrained embedded designs.
FAQ
What is the exact VCC trip point range for DS1705ESA+T&R?
The DS1705ESA+T&R has a specified VCC trip point range of 4.50 V (minimum) to 4.75 V (maximum) at -40°C to +85°C, corresponding to a nominal 5V supply with ±5% tolerance. This threshold is internally temperature-compensated and applies directly to the VCC pin; it triggers the RST output and initiates the reset sequence when the supply falls below this window. The DS1705ESA+T&R datasheet confirms this range under DC Electrical Characteristics.
Does DS1705ESA+T&R support both active-high and active-low reset outputs?
No, DS1705ESA+T&R provides only an active-low reset output (RST). The part marking "DS1705" indicates the /RST variant (active-low), distinct from DS1706L or DS1706P which offer active-high RST. The DS1705ESA+T&R datasheet explicitly lists RST as "Active Low Reset Output" and does not include *RST (active-high) functionality. Designers requiring active-high reset must select a DS1706L or DS1706P variant instead.
Can DS1705ESA+T&R monitor a 12V supply rail?
Yes, DS1705ESA+T&R can monitor a 12V supply rail using its IN pin with an external resistor divider. The IN pin has a fixed 1.25 V trip threshold; selecting R1 and R2 such that VIN = 12V × R2/(R1+R2) = 1.25 V satisfies this requirement. The DS1705ESA+T&R datasheet provides the equation and example calculation (Figure 5), confirming compatibility with higher-voltage rails as long as the IN voltage stays within VCC. For 12V monitoring, R2 = 10 kΩ and R1 ≈ 86 kΩ yields correct scaling.
What is the watchdog timeout accuracy of DS1705ESA+T&R?
The DS1705ESA+T&R watchdog timeout is specified as 1.0 s (minimum), 1.6 s (typical), and 2.2 s (maximum) over -40°C to +85°C. This variation arises from process and temperature dependencies in the internal RC oscillator. The DS1705ESA+T&R datasheet states the timeout is tested at 4.5 V for 5V devices, and the 1.0–2.2 s range reflects worst-case timing across voltage, temperature, and unit-to-unit variation-critical for designing reliable heartbeat intervals in safety-critical firmware.
Is DS1705ESA+T&R pin-compatible with MAX705/MAX706 devices?
Yes, DS1705ESA+T&R is explicitly pin-compatible with the MAX705 and MAX706 in 8-pin DIP, SOIC, and µSOP packages, as confirmed in the "Features" section of the DS1705/DS1706 datasheet. All signal names (PBRST, VCC, GND, IN, NMI, ST, RST, WDS), pin positions, and electrical behavior match. This allows direct replacement in existing MAX705/MAX706-based PCB layouts without modification, provided the DS1705ESA+T&R's 5V ±5% trip point meets the system's reset threshold requirement.
DS1705ESA+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1705ESA+T&R FAQ
1.How can I place an order for DS1705ESA+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1705ESA+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1705ESA+T&R reliable?
The price and inventory of DS1705ESA+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1705ESA+T&R is usually 5 days.
3.What payment methods are accepted for DS1705ESA+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1705ESA+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1705ESA+T&R?
DS1705ESA+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1705ESA+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1705ESA+T&R?
For technical support, including DS1705ESA+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1705ESA+T&R requirements.
6.How does Aetrix verify that DS1705ESA+T&R is sourced from the original manufacturer or authorized distributors?
All DS1705ESA+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1705ESA+T&R meets industry standards.
7.What is the process for return or replacement of DS1705ESA+T&R?
All DS1705ESA+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1705ESA+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1705ESA+T&R part is unused and in its original packaging.
Return procedure for DS1705ESA+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1705ESA+T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
