My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1706LEPA
- Part No.:
- DS1706LEPA
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1706LEPA.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,911
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1706LEPA from Maxim Integrated is a 5V ±5% precision microprocessor supervisory circuit with active-high reset output (RST), watchdog status output (/WDS), non-maskable interrupt (NMI), and pushbutton reset debouncing - designed for industrial embedded systems requiring reliable power-up/power-down sequencing, early power-fail warning, and software execution monitoring in 5V microcontroller applications.
For engineers reviewing the DS1706LEPA datasheet, DS1706LEPA pinout, DS1706LEPA application, or DS1706LEPA equivalent, key selection criteria include VCC trip point accuracy (4.50–4.75V), 130ms minimum reset pulse width, 1s watchdog timeout, NMI response latency (<8μs), and compatibility with 8-pin DIP packaging for legacy board integration.
Technical Context
The DS1706LEPA integrates three independent monitoring functions: (1) precision VCC supervision with 4.50–4.75V trip point and 130–285ms reset assertion time; (2) hardware-debounced pushbutton reset generating ≥130ms active-high RST pulse; and (3) 1.0–2.2s watchdog timer with ST input strobe detection and /WDS active-low timeout flag.
Its NMI output provides early power-fail warning via high-impedance IN pin (1.20–1.30V threshold) referenced to internal bandgap, enabling user-defined voltage sense points upstream of VCC - with built-in 100μV hysteresis and 5μs noise immunity to suppress false interrupts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.50–4.75V; ensures reset activation before 5V supply drops below processor operational minimum. |
| Reset Pulse Width | 130–285ms; guarantees sufficient time for microprocessor and power supply stabilization after power-up or recovery. |
| Watchdog Timeout | 1.0–2.2s; detects software hang by requiring ST input strobe within interval to prevent /WDS assertion. |
| NMI Response Delay | 5–8μs; delivers early power-fail alert to enable controlled system shutdown before reset triggers. |
| Operating Current | 60μA at VCC < 5.5V; enables low-power operation in battery-backed or energy-sensitive embedded designs. |
| IN Pin Threshold | 1.20–1.30V; supports flexible external voltage sensing via resistor divider for upstream supply monitoring. |
| Temperature Range | -40°C to +85°C; qualified for industrial environments without derating or thermal management overhead. |
Pinout & Package
DS1706LEPA is supplied in an 8-pin plastic DIP (300-mil) package, compatible with through-hole assembly and legacy PCB layouts. Pin spacing and footprint conform to JEDEC MS-001 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low debounced input; initiates ≥130ms RST pulse on button release, supporting manual system recovery. |
| VCC | Power Supply | Primary 5V supply input; powers internal comparators, timer, and outputs; monitored for trip condition. |
| GND | Ground Reference | Common return path for all analog and digital circuitry; required for accurate voltage threshold referencing. |
| IN | Voltage Sense Input | High-impedance input for external voltage divider; enables early detection of upstream supply degradation. |
| NMI | Non-Maskable Interrupt Output | Active-low interrupt signal pulsed ≥200μs when IN falls below 1.25V; used for preemptive firmware shutdown. |
| ST | Strobe Input | Watchdog trigger input; falling edge resets 1s timer; failure to strobe causes /WDS assertion. |
| RST | Active-High Reset Output | Primary reset signal asserted high during VCC fault or PBRST event; directly drives microprocessor reset pin. |
| WDS | Watchdog Status Output | Active-low flag indicating watchdog timeout; used to log software hangs or initiate diagnostic routines. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-Function Supervision | Simultaneous VCC monitoring, pushbutton reset control, and watchdog timing - eliminates need for discrete supervisors, timers, and debounce circuits. |
| Configurable Reset Polarity | DS1706LEPA provides RST (active-high) and /WDS (active-low), enabling direct interface with diverse microprocessor reset architectures. |
| Programmable Voltage Sensing | IN pin accepts externally scaled voltages via resistor divider, allowing precise monitoring of 3.3V, 12V, or other rails upstream of VCC. |
| Noise-Immune NMI Detection | 5μs minimum input hold time and 100μV hysteresis prevent spurious interrupts from power supply ripple or EMI. |
| Industrial Temperature Operation | Guaranteed functionality across -40°C to +85°C without performance degradation or calibration drift. |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
Use Scenario: Microcontroller-based programmable logic controller operating in factory-floor environments with fluctuating 5V supplies and EMI exposure. IC Role / Device Role / Timing Role: DS1706LEPA monitors VCC stability, generates NMI for graceful I/O shutdown prior to brownout, and asserts RST to halt CPU execution during undervoltage. Use Value: Prevents corrupted ladder logic execution and data loss during transient line sags by enforcing deterministic reset sequencing and early warning. | Use Scenario: Portable ultrasound or patient monitor with battery-backed 5V rail and safety-critical firmware integrity requirements. IC Role / Device Role / Timing Role: DS1706LEPA serves as primary power supervisor and watchdog, detecting both supply faults and software lockups via ST strobing from main MCU. Use Value: Ensures automatic system recovery within 130ms of power restoration and logs watchdog timeouts for post-event diagnostics per IEC 62304. |
| Point-of-Sale Terminal | Smart Energy Meter |
Use Scenario: Retail terminal with mechanical reset button, 5V DC adapter, and requirement for tamper-resistant boot integrity. IC Role / Device Role / Timing Role: DS1706LEPA debounces PBRST input, guarantees ≥130ms RST pulse, and uses NMI to detect AC dropout before capacitor hold-up expires. Use Value: Eliminates false resets from contact bounce and enables clean transaction rollback during brief AC interruptions. | Use Scenario: ANSI C12.20-compliant electricity meter with isolated 5V microcontroller domain and strict power-fail data retention mandates. IC Role / Device Role / Timing Role: DS1706LEPA monitors isolated 5V rail, triggers NMI to flush flash memory buffers, then asserts RST after capacitor discharge completes. Use Value: Meets 20ms minimum NMI-to-reset delay requirement for secure meter data save operations during brownout events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX706ESA | Pin-compatible 5V ±5% supervisor with /RST (active-low) and /WDS; lacks NMI output and IN sense capability. | Suitable only where early power-fail warning is unnecessary and reset polarity matches /RST-driven MCUs. | Select MAX706ESA if board layout requires active-low reset and NMI functionality is unused. |
| TPS3808G33DBVR | TI device with 3.3V fixed threshold, adjustable watchdog timeout (1.25ms–10s), but no NMI or PBRST support. | Requires external debounce circuitry and cannot provide upstream voltage sensing or early interrupt signaling. | Choose TPS3808G33DBVR only for cost-sensitive 3.3V-only designs lacking NMI/PBRST requirements. |
Compared with MAX706ESA and TPS3808G33DBVR, DS1706LEPA uniquely combines active-high reset, NMI, IN-sense, and PBRST in one 8-pin DIP - enabling full-featured supervision without external components or layout changes.
Availability
DS1706LEPA is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, point-of-sale terminals, and smart metering applications requiring stable component supply and long-term obsolescence management.
Supply support for DS1706LEPA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The DS1706LEPA belongs to the MicroMonitor family - engineered specifically for robust microprocessor supervision in harsh environments, emphasizing precision voltage thresholds, noise-immune interrupt generation, and integrated watchdog functionality.
FAQ
What is the VCC trip point range for DS1706LEPA?
The DS1706LEPA has a guaranteed VCC trip point range of 4.50V to 4.75V at -40°C to +85°C, corresponding to a nominal 5V supply with ±5% tolerance. This specification ensures the device asserts RST before the microprocessor's minimum operating voltage is violated, providing deterministic reset behavior during brownout conditions. The DS1706LEPA's trip point is factory-trimmed and temperature-compensated using an internal bandgap reference.
Does DS1706LEPA support active-high or active-low reset output?
DS1706LEPA provides an active-high reset output (RST) and an active-low watchdog status output (/WDS). Unlike variants such as DS1706EPA (which offers /RST), the DS1706LEPA is specifically configured for RST polarity - making it suitable for microprocessors requiring high-level reset assertion. The RST output remains active for a minimum of 130ms after VCC returns to tolerance, ensuring adequate stabilization time.
How does the NMI function work in DS1706LEPA?
The DS1706LEPA's NMI output pulses low for ≥200μs when the voltage at the IN pin falls below 1.25V (1.20–1.30V range), providing early warning of upstream power degradation. This signal is generated independently of the VCC monitor and features 100μV hysteresis and 5μs noise immunity. NMI can be connected to the microprocessor's non-maskable interrupt pin to initiate controlled shutdown before RST activates, preserving data integrity.
Can DS1706LEPA monitor voltages other than 5V?
Yes, DS1706LEPA can monitor any DC voltage via its high-impedance IN pin using an external resistor divider. Since the IN threshold is fixed at 1.25V, users select R1 and R2 values to scale higher voltages (e.g., 12V, 24V) down to 1.25V at the pin. The datasheet provides the equation VSENSE = (R2/(R1+R2)) × 1.25V and confirms operation up to VMAX = (VSENSE/VTP) × VCC, enabling flexible upstream supply monitoring beyond the 5V VCC rail.
Is DS1706LEPA pin-compatible with other MicroMonitor devices?
Yes, DS1706LEPA is pin-compatible with the MAX705/MAX706 family in 8-pin DIP, SOIC, and μSOP packages. Its pinout matches DS1705/DS1706 variants including DS1706EPA and DS1706ESA, allowing drop-in replacement where RST polarity and 5V ±5% trip point meet design requirements. However, functional differences exist - e.g., DS1706LEPA includes NMI and IN sense, while MAX706 lacks NMI - so system-level validation is required.
DS1706LEPA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
DS1706LEPA FAQ
1.How can I place an order for DS1706LEPA through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1706LEPA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1706LEPA reliable?
The price and inventory of DS1706LEPA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1706LEPA is usually 5 days.
3.What payment methods are accepted for DS1706LEPA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1706LEPA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1706LEPA?
DS1706LEPA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1706LEPA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1706LEPA?
For technical support, including DS1706LEPA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1706LEPA requirements.
6.How does Aetrix verify that DS1706LEPA is sourced from the original manufacturer or authorized distributors?
All DS1706LEPA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1706LEPA meets industry standards.
7.What is the process for return or replacement of DS1706LEPA?
All DS1706LEPA units undergo pre-shipment inspection (PSI). If there is an issue with DS1706LEPA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1706LEPA part is unused and in its original packaging.
Return procedure for DS1706LEPA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1706LEPA Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
