My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1706LESA+
- Part No.:
- DS1706LESA+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1706LESA+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:115
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1706LESA+ from Maxim Integrated is a 5V ±5% microprocessor supervisory circuit that monitors VCC, provides pushbutton reset control, and implements a 1-second watchdog timer with NMI early-warning interrupt. It delivers active-high RST output and active-low WDS status signal in an 8-pin SOIC package, operating across -40°C to +85°C for industrial embedded systems requiring reliable power-up sequencing and fault recovery.
For engineers reviewing the DS1706LESA+ datasheet, DS1706LESA+ pinout, DS1706LESA+ application, or DS1706LESA+ equivalent, this page details its precise reset threshold (4.65 V typ), 130 ms minimum reset pulse width, watchdog timeout (1.0–2.2 s), non-maskable interrupt response (<8 µs), and compatibility with 3.3V/5V microcontroller power domains.
Technical Context
The DS1706LESA+ integrates three independent monitoring functions: precision VCC detection using an internal bandgap reference (1.25 V trip point at IN), debounced pushbutton reset with guaranteed 130 ms active pulse, and a self-resetting watchdog timer triggered by ST input transitions. Its RST output is active-high, distinguishing it from /RST variants.
It supports dual-supply monitoring via high-impedance IN pin (1.20–1.30 V trip) with external resistor divider, enabling early power-fail detection upstream of the processor. The NMI output pulses low for ≥200 µs with 100 µV hysteresis and noise immunity against <2 µs glitches.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.65 V typical (±5% tolerance); ensures reset assertion before 5V supply drops below 4.4 V, protecting CPU operation |
| Reset Pulse Width | 130–285 ms minimum; guarantees sufficient time for power stabilization and processor initialization |
| Watchdog Timeout | 1.0–2.2 s; detects software lockup if ST strobe is not toggled within this window |
| NMI Response Time | 5–8 µs from IN voltage drop; enables early system shutdown before VCC collapse |
| Operating Current | 60 µA max at VCC < 5.5 V; minimizes quiescent load on battery-backed or low-power systems |
| Temperature Range | -40°C to +85°C; qualified for industrial-grade reliability without derating |
Pinout & Package
DS1706LESA+ is housed in an 8-pin SOIC (150-mil) package, RoHS-compliant and lead-free, with standard JEDEC MS-012AC footprint and 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low debounced input; initiates 130 ms RST pulse on release, compatible with mechanical switches or NMI/WDS feedback |
| VCC | Power Supply | Primary 3.3V or 5.0V supply input; powers internal comparators, timer, and outputs |
| GND | Ground Reference | System ground return for all analog and digital circuitry; must be low-impedance |
| IN | Voltage Sense Input | High-impedance monitor point for external supply; sets NMI trip at 1.25 V via resistor divider |
| NMI | Non-Maskable Interrupt Output | Open-drain, active-low pulse (≥200 µs); signals imminent power failure to CPU before reset |
| ST | Strobe Input | Watchdog trigger; requires high-to-low transition every ≤1 second to prevent WDS activation |
| RST | Active-High Reset Output | CMOS-compatible, active-high reset signal; directly drives microprocessor reset pin |
| WDS | Watchdog Status Output | Open-drain, active-low status flag; asserts when watchdog times out, indicating firmware hang |
Key Features
| Feature | Design Value |
|---|---|
| Triple-function supervision | Simultaneous VCC monitoring, pushbutton reset, and watchdog timer eliminate need for discrete supervisors or timers |
| Configurable reset polarity | RST output is active-high (not /RST), simplifying interface with processors requiring high-asserted reset |
| Early-warning NMI | Independent 1.25 V sense input enables system-level shutdown before brownout-induced corruption |
| Guaranteed reset timing | 130 ms minimum RST pulse ensures robust power-up sequencing even under slow-rising VCC |
| Pin-compatible upgrade path | Direct replacement for MAX705/MAX706 in same SOIC footprint, easing legacy design migration |
Applications
| Industrial PLC Controller | Medical Diagnostic Device |
|---|---|
Use Scenario: Microcontroller-based programmable logic controller operating in factory environments with noisy 24V DC supplies and frequent power transients. IC Role / Device Role / Timing Role: Supervisory IC providing VCC brownout detection, watchdog-triggered fail-safe shutdown, and hardware reset coordination during power cycling. Use Value: Prevents corrupted I/O state or firmware crash during voltage sags; NMI allows controlled data save before RST assertion. | Use Scenario: Portable ultrasound or ECG unit powered by Li-ion battery with regulated 3.3V/5V rails and strict safety-critical boot integrity requirements. IC Role / Device Role / Timing Role: Power-on reset generator and runtime watchdog enforcing deterministic boot sequence and detecting firmware hangs during signal processing. Use Value: 130 ms RST pulse ensures full ADC/DAC initialization; WDS flag triggers audible alarm and safe mode entry upon timeout. |
| Telecom Base Station Card | Automotive Infotainment Head Unit |
Use Scenario: Hot-swappable line card in carrier-grade telecom equipment requiring graceful reset after power interruption or software update rollback. IC Role / Device Role / Timing Role: System supervisor managing coordinated reset of FPGA, DSP, and memory subsystems via RST, while NMI alerts management CPU of upstream supply degradation. Use Value: Dual-monitoring (VCC + IN) detects both local rail collapse and backplane voltage droop, enabling predictive maintenance alerts. | Use Scenario: In-vehicle infotainment system with multi-core SoC, CAN bus, and display controller exposed to automotive battery fluctuations (9–16 V). IC Role / Device Role / Timing Role: Primary reset controller interfacing with SoC reset pin and feeding ST signal from GPIO to detect OS-level freezes. Use Value: Active-high RST matches most automotive SoCs; 1.0 s watchdog timeout aligns with Linux kernel watchdog daemon polling intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX706ESA+ | Same 8-pin SOIC package; /RST (active-low) output instead of RST (active-high); 4.40 V VCC trip (10% tolerance) | Requires level-shifting or SoC reset pin compatibility check; suited for designs already using /RST logic | Select MAX706ESA+ only if active-low reset is required and tolerance budget allows 4.25–4.50 V trip |
| TPS3808G18DBVR | TI device with adjustable reset threshold (via external resistor), 200 ms reset delay, no NMI or watchdog; SOT-23-6 package | Lacks NMI early warning and watchdog functionality; smaller footprint but single-function scope | Choose TPS3808G18DBVR for cost-sensitive, space-constrained designs where only basic reset is needed |
Compared with MAX706ESA+, DS1706LESA+ offers tighter 5% tolerance and active-high reset; versus TPS3808G18DBVR, it provides integrated watchdog and NMI-critical for safety-aware or autonomous-recovery systems.
Availability
DS1706LESA+ is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, telecom infrastructure, and automotive infotainment systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DS1706LESA+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS1706LESA+ belongs to the MicroMonitor™ family-engineered specifically for microprocessor supervision in harsh environments, combining reset generation, watchdog timing, and early-warning interrupt in one compact IC.
FAQ
What is the exact VCC reset threshold voltage for DS1706LESA+?
The DS1706LESA+ has a nominal VCC trip point of 4.65 V, with guaranteed range 4.50 V to 4.75 V (±5% tolerance). This value is specified at TA = -40°C to +85°C and defines the voltage at which the RST output asserts high. It is calibrated for 5.0V systems and remains stable over temperature due to internal bandgap compensation. DS1706LESA+ does not support 3.3V nominal monitoring - that function is handled by DS1706P/DS1706T variants.
Does DS1706LESA+ provide both active-high and active-low reset outputs?
No, DS1706LESA+ provides only an active-high RST output. The "L" suffix in DS1706LESA+ explicitly denotes the active-high reset version. Devices with /RST (active-low) output carry different suffixes such as DS1706ESA+. DS1706LESA+ does not include a complementary /RST pin; its RST pin is CMOS-compatible and drives high during reset assertion.
How does the watchdog timer in DS1706LESA+ operate, and what is its timeout window?
The DS1706LESA+ watchdog timer starts counting after RST goes inactive and requires a high-to-low transition on the ST pin at least once every 1.0 to 2.2 seconds. If no ST edge occurs within that window, WDS pulls low for ≥130 ms. The timeout is factory-trimmed and tested at 2.7V for 3.3V devices and 4.5V for 5.0V devices. DS1706LESA+ uses a fixed timeout - no external capacitor or resistor adjusts it.
Can DS1706LESA+ monitor a 3.3V supply, or is it limited to 5V systems?
DS1706LESA+ is specified for 5.0V systems with ±5% tolerance (4.50–4.75 V trip), and its VCC pin accepts 1.2V to 5.5V. While it can be powered from a 3.3V rail, it will not assert reset until VCC falls below ~4.5V - making it unsuitable for direct 3.3V supply monitoring. For 3.3V supervision, use DS1706PESA+ (3.3V ±20%) or DS1706TESA+ (3.3V ±5%). DS1706LESA+'s IN pin can monitor a separate 3.3V rail via resistor divider, but VCC itself must be ≥4.5V to avoid spurious reset.
Is DS1706LESA+ pin-compatible with the MAX706, and what are the key interface differences?
Yes, DS1706LESA+ is pin-compatible with MAX706 in 8-pin SOIC (S8-2) package per manufacturer documentation. Key interface differences include: DS1706LESA+ outputs active-high RST (MAX706 outputs /RST), DS1706LESA+ has identical pinout but different reset polarity logic, and DS1706LESA+ offers tighter 5% tolerance vs. MAX706's 10%. No PCB changes are required for drop-in replacement if the host system accepts active-high reset.
DS1706LESA+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1706LESA+ FAQ
1.How can I place an order for DS1706LESA+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1706LESA+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1706LESA+ reliable?
The price and inventory of DS1706LESA+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1706LESA+ is usually 5 days.
3.What payment methods are accepted for DS1706LESA+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1706LESA+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1706LESA+?
DS1706LESA+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1706LESA+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1706LESA+?
For technical support, including DS1706LESA+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1706LESA+ requirements.
6.How does Aetrix verify that DS1706LESA+ is sourced from the original manufacturer or authorized distributors?
All DS1706LESA+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1706LESA+ meets industry standards.
7.What is the process for return or replacement of DS1706LESA+?
All DS1706LESA+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1706LESA+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1706LESA+ part is unused and in its original packaging.
Return procedure for DS1706LESA+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1706LESA+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
