My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1706TEPA+
- Part No.:
- DS1706TEPA+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1706TEPA+.pdf
- Description:
- IC MICROMONITOR 3.3V 5% 8-DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,743
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1706TEPA+ from Maxim Integrated is a 3.3V ±5% precision voltage supervisor IC with watchdog timer, non-maskable interrupt (NMI), and pushbutton reset control - designed to halt and restart out-of-control microprocessors during power transients or software faults in industrial embedded systems. It delivers 130 ms minimum active-low reset pulse width, 1.25 V input trip point for external supply monitoring, and 1 s watchdog timeout.
For engineers reviewing the DS1706TEPA+ datasheet, DS1706TEPA+ pinout, DS1706TEPA+ application, or DS1706TEPA+ equivalent, key selection considerations include its 3.3V ±5% VCC threshold, /RST and /WDS active-low outputs, 8-pin PDIP package, -40°C to +85°C operation, and compatibility with MAX705/MAX706-based designs requiring enhanced reset timing accuracy and early power-fail warning.
Technical Context
The DS1706TEPA+ integrates three independent supervision functions: (1) precision VCC monitoring with 3.3V ±5% trip point (VCCTP = 3.00–3.15 V), (2) high-impedance IN pin sensing at 1.25 V reference for upstream supply monitoring with NMI assertion, and (3) ST-input-driven watchdog timer with 1.0–2.2 s timeout and 130 ms WDS active-low pulse. All functions operate across -40°C to +85°C.
Its internal architecture includes temperature-compensated bandgap reference, comparator-based reset generation, debounced PBRST input, and edge-triggered ST detection logic. The /RST output remains active for ≥130 ms after VCC recovery, while NMI pulses low for ≥200 µs with 100 µV hysteresis to reject noise.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Threshold | 3.3V ±5% (3.00–3.15 V); ensures reliable reset activation for 3.3V systems with tight tolerance requirements. |
| Reset Pulse Width | ≥130 ms minimum; guarantees sufficient time for microprocessor and power supply stabilization after power-up or recovery. |
| Watchdog Timeout | 1.0–2.2 s; provides configurable software execution monitoring with guaranteed reset if ST strobe is missed. |
| NMI Input Trip Point | 1.25 V ±0.05 V at IN pin; enables flexible external supply monitoring via resistor divider without external reference. |
| Operating Temp Range | -40°C to +85°C; supports deployment in industrial environments without derating. |
| Supply Current | 50 µA typical at VCC < 3.6V; minimizes system standby power impact. |
| Output Drive | /RST sinks 10 mA at 0.4 V; ensures robust interface with standard CMOS/TTL microprocessor reset inputs. |
Pinout & Package
DS1706TEPA+ is housed in an 8-pin plastic DIP (300-mil) package with through-hole mounting and industry-standard footprint. Pin assignments are fully validated per Maxim's mechanical drawings and functional testing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low debounced input; generates ≥130 ms /RST pulse on release, enabling manual system reset without external RC network. |
| VCC | Power Supply | Primary 3.3V supply input; monitored internally for ±5% deviation to trigger /RST and NMI. |
| GND | Ground Reference | System ground return for all analog and digital circuitry; required for accurate voltage comparison and noise immunity. |
| IN | External Supply Sense Input | High-impedance (≤1 µA leakage) input referenced to 1.25 V; used with resistor divider to monitor upstream DC rails or higher-voltage supplies. |
| NMI | Non-Maskable Interrupt Output | Active-low open-drain output; pulses ≥200 µs when IN falls below 1.25 V, providing early warning before /RST asserts. |
| ST | Watchdog Strobe Input | Edge-sensitive input; must be toggled low at least once per 1–2.2 s to prevent WDS activation; compatible with address/data/control signals. |
| RST | Active-Low Reset Output | Open-drain /RST output; asserted low during VCC fault, power-up, or PBRST event; held ≥130 ms for processor initialization. |
| WDS | Watchdog Status Output | Active-low open-drain output; driven low for ≥130 ms upon watchdog timeout, signaling software hang or ST signal loss. |
Key Features
| Feature | Design Value |
|---|---|
| Triple Supervision Functionality | Simultaneous VCC monitoring, external supply sensing (via IN), and watchdog timer eliminate need for discrete supervisors or timers in space-constrained designs. |
| Pin Compatibility with MAX705/MAX706 | Direct drop-in replacement in 8-pin DIP/SOIC/µSOP footprints, enabling legacy design upgrades without PCB rework. |
| Programmable Reset Timing | Fixed 130 ms minimum /RST pulse width ensures consistent microprocessor initialization across voltage and temperature variations. |
| Noise-Immune NMI Detection | 100 µV hysteresis and 5 µs minimum valid low-time on IN prevent false interrupts from supply ripple or ESD transients. |
| Low-Power Operation | 50 µA typical ICC at 3.3V enables use in battery-backed or energy-sensitive applications without compromising supervision integrity. |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
Use Scenario: Microcontroller-based PLC modules operating in factory-floor environments with fluctuating 3.3V rail stability and risk of software lockup. IC Role / Device Role / Timing Role: Voltage supervisor and watchdog co-processor that halts CPU on brownout, triggers NMI for graceful shutdown, and forces hard reset if watchdog expires. Use Value: Prevents corrupted I/O states and data loss by ensuring deterministic reset behavior within 130 ms of VCC recovery and immediate NMI response to upstream supply degradation. | Use Scenario: Portable ultrasound or patient monitor with safety-critical firmware requiring fail-safe restart on power anomaly or task stall. IC Role / Device Role / Timing Role: System-level health monitor asserting /RST and NMI independently to meet IEC 62304 Class C software safety requirements. Use Value: Enables dual-stage fault response: NMI initiates controlled data save and state freeze, while /RST performs full hardware reset only if recovery fails - meeting ASL-B timing constraints. |
| Telecom Base Station Control Card | Automotive Infotainment Head Unit |
Use Scenario: Field-replaceable control cards in 4G/LTE base stations exposed to wide ambient temperature swings and transient-rich power distribution. IC Role / Device Role / Timing Role: Primary reset generator and watchdog enforcer interfacing with ARM Cortex-A9 SoC and PMIC, using IN to monitor 5V auxiliary rail. Use Value: Guarantees 130 ms reset hold time even at -40°C, and provides 1.25 V reference accuracy to detect 5V rail sag before it affects SoC operation - reducing field failure rate. | Use Scenario: In-vehicle infotainment unit powered from automotive 12V converted to 3.3V, subject to cold-crank and load-dump events. IC Role / Device Role / Timing Role: Supervisor IC monitoring both 3.3V core rail and upstream 5V domain via IN pin, coordinating reset with CAN controller and display driver. Use Value: Delivers precise 3.3V ±5% threshold matching automotive-grade MCU requirements and uses PBRST to support service-mode reset without disassembly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision and watchdog applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX706TESA+ | Same 3.3V ±5% VCC threshold, identical pinout, but lacks NMI output and IN sense capability; no external supply monitoring. | Suitable only for basic VCC-only supervision where upstream rail monitoring is unnecessary. | Select MAX706TESA+ only when NMI functionality and IN-based early warning are not required - reduces BOM cost without sacrificing reset timing. |
| TPS3808G33DBVR | TI part with 3.3V ±2% threshold (tighter tolerance), 200 ms reset delay, no NMI or watchdog; pushbutton reset not supported. | Designed for high-precision reset-only applications without system-level fault escalation or software hang detection. | Choose TPS3808G33DBVR when absolute VCC threshold accuracy > ±2% is mandatory and watchdog/NMI features add unnecessary complexity. |
Compared with MAX706TESA+, DS1706TEPA+ adds critical NMI and IN-sense capability for predictive power-fail handling; versus TPS3808G33DBVR, it trades tighter threshold tolerance for integrated watchdog and pushbutton support - making DS1706TEPA+ optimal for systems requiring layered fault response.
Availability
DS1706TEPA+ is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, telecom infrastructure, and automotive infotainment applications requiring stable component supply, RoHS-compliant packaging, and long-term lifecycle assurance.
Supply support for DS1706TEPA+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in analog, mixed-signal, and high-reliability ICs for industrial, medical, and communications markets.
The DS1706TEPA+ belongs to Maxim's MicroMonitor family - engineered specifically for robust microprocessor supervision in harsh environments where simultaneous VCC monitoring, external supply sensing, and watchdog enforcement are essential.
FAQ
What is the exact VCC trip point range for DS1706TEPA+?
The DS1706TEPA+ has a guaranteed VCC trip point (VCCTP) of 3.00 V (min), 3.08 V (typ), and 3.15 V (max) - corresponding to 3.3V ±5% tolerance. This range is validated across -40°C to +85°C and ensures reliable reset assertion before the 3.3V rail drops below the operational limit of most 3.3V microcontrollers. DS1706TEPA+ maintains this specification without external calibration or trimming.
Does DS1706TEPA+ support monitoring of voltages other than VCC?
Yes, DS1706TEPA+ supports external supply monitoring via its IN pin, which compares the applied voltage against an internal 1.25 V reference. Using a resistor divider, users can scale higher voltages (e.g., 5V, 12V) down to the 1.25 V threshold - enabling early detection of upstream power degradation before VCC fails. DS1706TEPA+'s IN input has ≤1 µA leakage and operates up to VCC, making it safe for direct connection to regulated rails.
How does the watchdog function of DS1706TEPA+ interact with the reset output?
The DS1706TEPA+ watchdog timer operates independently of VCC monitoring: it starts timing after /RST goes inactive and triggers WDS low if the ST input is not strobed within 1.0–2.2 s. WDS does not directly assert /RST; instead, designers typically route WDS or NMI to PBRST to generate a secondary reset. DS1706TEPA+ itself does not auto-assert /RST on watchdog timeout - this requires external feedback, preserving design flexibility.
Is DS1706TEPA+ pin-compatible with older Maxim supervisors like MAX705?
Yes, DS1706TEPA+ is explicitly pin-compatible with MAX705/MAX706 in 8-pin DIP, SOIC, and µSOP packages per Maxim's documentation. All signal names, pin positions, and electrical characteristics align - including /RST, /WDS, PBRST, IN, NMI, ST, VCC, and GND. This allows direct replacement in existing layouts without redesign, provided the target application requires 3.3V ±5% supervision rather than 5V variants.
What is the minimum pulse width of the /RST output during power-up or pushbutton reset?
The DS1706TEPA+ guarantees a minimum /RST active-low pulse width of 130 ms during both power-up recovery and PBRST-initiated reset. This duration is internally timed and temperature-compensated, ensuring consistent microprocessor initialization across -40°C to +85°C. The 130 ms hold time begins when VCC rises above VCCTP or when PBRST is released, and is independent of external capacitors or RC networks - simplifying board design.
DS1706TEPA+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.08V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
DS1706TEPA+ FAQ
1.How can I place an order for DS1706TEPA+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1706TEPA+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1706TEPA+ reliable?
The price and inventory of DS1706TEPA+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1706TEPA+ is usually 5 days.
3.What payment methods are accepted for DS1706TEPA+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1706TEPA+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1706TEPA+?
DS1706TEPA+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1706TEPA+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1706TEPA+?
For technical support, including DS1706TEPA+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1706TEPA+ requirements.
6.How does Aetrix verify that DS1706TEPA+ is sourced from the original manufacturer or authorized distributors?
All DS1706TEPA+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1706TEPA+ meets industry standards.
7.What is the process for return or replacement of DS1706TEPA+?
All DS1706TEPA+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1706TEPA+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1706TEPA+ part is unused and in its original packaging.
Return procedure for DS1706TEPA+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1706TEPA+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
