Analog Devices Inc./Maxim Integrated DS1707EUA
- Part No.:
- DS1707EUA
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DS1707EUA.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:1,005
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1707EUA from Maxim Integrated is a 5V ±5% microprocessor supervisory circuit that monitors VCC, senses external voltage via IN pin, and debounces pushbutton reset input (PBRST). It delivers active-low and active-high reset outputs (RST and RST), generates non-maskable interrupt (NMI) on early power failure detection, and operates across -40°C to +85°C in an 8-pin µSOP package.
For engineers reviewing the DS1707EUA datasheet, DS1707EUA pinout, DS1707EUA application, or DS1707EUA equivalent, key selection considerations include its dual-reset output polarity, 130 ms minimum reset pulse width, 1.25 V IN trip point with hysteresis, NMI timing behavior (200 ns min pulse, 5 µs noise immunity), and compatibility with 5V systems requiring precise brownout detection and manual override capability.
Technical Context
The DS1707EUA integrates three independent monitoring functions: VCC threshold detection (4.50–4.75 V trip), high-impedance IN pin sensing (1.20–1.30 V reference), and PBRST debounced input with 130 ms guaranteed reset assertion. Its internal bandgap reference enables temperature-compensated accuracy without external components.
It provides simultaneous /RST (active-low) and RST (active-high) outputs with 130–285 ms active duration, NMI output pulsed for ≥200 ns upon IN voltage decay below 1.25 V, and built-in 100 µV hysteresis on the IN comparator to reject noise transients under 5 µs. All logic thresholds are referenced to VCC and operate down to 1.2 V supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.50–4.75 V; ensures reliable reset assertion before 5V system brownout affects processor operation |
| IN Trip Voltage | 1.20–1.30 V; enables user-configurable voltage monitoring of higher supplies via resistor divider |
| Reset Pulse Width | 130–285 ms; guarantees sufficient time for power supply and CPU stabilization after power-up or recovery |
| NMI Pulse Width | ≥200 ns; provides early warning of impending power loss while avoiding false triggers from noise |
| Operating Temp | -40°C to +85°C; supports industrial-grade embedded systems without derating |
| Supply Current | 60 µA max at VCC < 5.5 V; enables low-power always-on supervision in battery-backed applications |
| Input Leakage | ±1.0 µA at IN and PBRST; minimizes error in high-impedance sense networks and pull-up design |
Pinout & Package
DS1707EUA is housed in an 8-pin µSOP (118-mil) package with exposed pad (not electrically connected), measuring 3.0 mm × 3.0 mm × 1.0 mm. Pin 1 is marked by a dot; pin numbering follows standard counter-clockwise orientation when viewed top-down with marking dot at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST | Active-high reset output | Drives high during normal operation; pulled low for ≥130 ms during power fault or PBRST event |
| RST | Active-low reset output | Drives low during normal operation; pulled high for ≥130 ms during power fault or PBRST event |
| PBRST | Pushbutton reset input | Active-low, internally pulled up to VCC (40 kΩ typical); debounced and timed to guarantee 130 ms reset pulse |
| VCC | Positive supply input | Accepts 1.2 V to 5.5 V; powers all internal circuits including reference and comparators |
| GND | Ground reference | Return path for all internal current sources and comparator references |
| IN | Voltage sense input | High-impedance (≤1 µA leakage) input referenced to 1.25 V internal bandgap; used for custom supply monitoring |
| NC | No-connect terminal | Not bonded internally; must be left unconnected or tied to GND per layout best practice |
| NMI | Non-maskable interrupt output | Open-drain, active-low output pulsed ≥200 ns when IN falls below 1.25 V; includes 100 µV hysteresis |
Key Features
| Feature | Design Value |
|---|---|
| Dual-polarity reset outputs | Simultaneous /RST and RST enable direct interface to both active-low and active-high reset domains without external inverters |
| Configurable voltage monitoring | IN pin with 1.25 V reference allows monitoring of any DC supply (e.g., 12 V, 24 V) using external resistor divider-no additional ICs required |
| Guaranteed reset timing | 130 ms minimum reset assertion ensures robust power-up sequencing even with slow-rising or noisy supplies |
| Noise-immune NMI generation | 5 µs minimum glitch rejection and 100 µV hysteresis prevent spurious interrupts during supply ripple or ESD events |
| Pin-compatible upgrade path | Direct replacement for MAX707/MAX708 in same 8-pin µSOP footprint-no PCB redesign needed for legacy designs |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
Use Scenario: Monitors 5V logic rail and 12V analog supply in a DIN-rail mounted programmable logic controller with watchdog timeout and emergency stop circuitry. IC Role / Device Role / Timing Role: Supervisory IC providing dual-reset signaling to ARM Cortex-M7 MCU and FPGA configuration logic, plus NMI-driven graceful shutdown sequence initiation. Use Value: Prevents corrupted firmware execution during brownout by asserting reset before VCC drops below 4.5 V, while NMI triggers data save to nonvolatile memory 200 ns before reset activation. | Use Scenario: Embedded subsystem in portable ultrasound machine requiring fail-safe boot integrity and battery-backed real-time clock supervision. IC Role / Device Role / Timing Role: Primary power monitor for main 5V system rail and secondary 3.3V ADC reference supply; coordinates cold-start reset with RTC backup switchover. Use Value: Ensures deterministic boot state by holding processor in reset until both rails stabilize for ≥130 ms, eliminating race conditions between power sequencing and clock initialization. |
| Telecom Line Card | Automotive Infotainment Head Unit |
Use Scenario: Power management unit in carrier-grade Ethernet switch line card with hot-swap capability and redundant 5V supplies. IC Role / Device Role / Timing Role: Detects upstream supply sag via IN pin connected to 48V-to-5V converter output; asserts NMI to trigger link retraining before full reset occurs. Use Value: Enables predictive fault handling: NMI initiates packet buffer flush and link renegotiation 5–10 ms before RST forces full restart-reducing service interruption from 300 ms to <50 ms. | Use Scenario: Central infotainment module powered from vehicle battery (9–16 V) with LDO-regulated 5V domain feeding SoC and display controller. IC Role / Device Role / Timing Role: Monitors post-LDO 5V rail and senses raw battery voltage via IN pin to detect cranking dips and alternator faults. Use Value: Uses dual trip points-VCCTP (4.5 V) for immediate reset during engine start, and IN-based NMI (at ~10.5 V battery) to initiate UI fade-out and audio muting 100 ms before reset-improving perceived reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX707ESA | Same 5V ±5% trip, identical pinout and timing, but lacks IN pin voltage sense capability and NMI output | Cannot monitor external supply rails or provide early-warning interrupt; limited to single-rail VCC-only supervision | Select MAX707ESA only if dual-reset outputs and pushbutton debounce are required but multi-rail monitoring is unnecessary |
| TPS3808G33DBVR | 3.3V fixed trip (not adjustable), no NMI output, 200 ms reset timeout (non-adjustable), no PBRST debounce logic | Designed for simple 3.3V-only systems; requires external RC network for manual reset and offers no early-warning signal | Choose TPS3808G33DBVR for cost-sensitive 3.3V applications where NMI and IN flexibility are not required |
Compared with MAX707ESA and TPS3808G33DBVR, DS1707EUA uniquely combines dual-reset polarity, user-defined voltage monitoring via IN, and noise-immune NMI generation-enabling predictive power-fail response and multi-supply coordination not possible with either alternative.
Availability
DS1707EUA is available at Aetrix Electronics and suitable for industrial automation controllers, medical diagnostic devices, telecom line cards, and automotive infotainment systems requiring stable component supply, long-term lifecycle support, and guaranteed parametric compliance over temperature.
Supply support for DS1707EUA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS1707EUA belongs to Maxim's MicroMonitor™ family of supervisory circuits, designed specifically for robust, multi-function power monitoring in mission-critical embedded systems where deterministic reset behavior and early fault detection are essential.
FAQ
What is the exact VCC trip voltage range specified for DS1707EUA?
The DS1707EUA has a guaranteed VCC trip point of 4.50 V (minimum), 4.65 V (typical), and 4.75 V (maximum) across -40°C to +85°C. This ±5% tolerance around 4.65 V ensures consistent reset assertion before 5V system instability begins, and is validated per Maxim's DS1707/DS1708 datasheet Rev. 0, page 7. The DS1707EUA uses an internal temperature-compensated bandgap reference to maintain this accuracy without external calibration.
Does DS1707EUA support monitoring of voltages other than VCC?
Yes, DS1707EUA supports external voltage monitoring via its IN pin, which compares the applied voltage against a precise 1.25 V internal reference. By using an external resistor divider, users can configure DS1707EUA to monitor supplies such as 12 V, 24 V, or battery rails. The IN pin features ≤1 µA leakage and built-in 100 µV hysteresis, enabling reliable detection without added components-functionality confirmed in the DS1707/DS1708 datasheet Figure 5 and AC Electrical Characteristics table.
How does the DS1707EUA generate its non-maskable interrupt (NMI)?
The DS1707EUA generates NMI by comparing the voltage at the IN pin to its 1.25 V internal reference. When IN falls below 1.25 V, the comparator triggers a ≥200 ns active-low NMI pulse with 100 µV hysteresis and 5 µs minimum noise immunity. This early-warning signal is independent of VCC monitoring and allows systems to initiate controlled shutdown before reset activation. The DS1707EUA's NMI timing and noise rejection are fully characterized in the datasheet's AC Electrical Characteristics table (page 8) and Figure 6.
Is DS1707EUA pin-compatible with MAX707/MAX708 devices?
Yes, DS1707EUA is explicitly pin-compatible with MAX707 and MAX708 in the 8-pin µSOP (118-mil) package, as stated in the "Pin compatible with the MAXIM MAX707/MAX708" feature list and confirmed in the Ordering Information table (page 10). Both share identical pin assignments-including dual RST outputs, PBRST, IN, NMI, VCC, GND, and NC-and require no PCB layout changes when substituting in existing designs.
What is the guaranteed minimum reset pulse width for DS1707EUA?
The DS1707EUA guarantees a minimum reset pulse width of 130 ms for both RST and /RST outputs, whether triggered by VCC dropout, power-up, or PBRST assertion. This value is specified in the AC Electrical Characteristics table (page 8) and applies across the full operating temperature range (-40°C to +85°C) and supply range (1.2 V to 5.5 V). The DS1707EUA's internal timer ensures this duration regardless of supply slew rate or noise, supporting reliable processor initialization.
DS1707EUA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-uMAX/uSOP
DS1707EUA FAQ
1.How can I place an order for DS1707EUA through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1707EUA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1707EUA reliable?
The price and inventory of DS1707EUA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1707EUA is usually 5 days.
3.What payment methods are accepted for DS1707EUA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1707EUA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1707EUA?
DS1707EUA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1707EUA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1707EUA?
For technical support, including DS1707EUA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1707EUA requirements.
6.How does Aetrix verify that DS1707EUA is sourced from the original manufacturer or authorized distributors?
All DS1707EUA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1707EUA meets industry standards.
7.What is the process for return or replacement of DS1707EUA?
All DS1707EUA units undergo pre-shipment inspection (PSI). If there is an issue with DS1707EUA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1707EUA part is unused and in its original packaging.
Return procedure for DS1707EUA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1707EUA Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

