Analog Devices Inc./Maxim Integrated DS1708ESA+T&R
- Part No.:
- DS1708ESA+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1708ESA+T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,085
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1708ESA+T&R from Maxim Integrated is a 5.0V ±10% supply voltage supervisor IC with dual active-high/active-low reset outputs, non-maskable interrupt (NMI), and pushbutton reset debouncing. It monitors VCC and an external sense point (IN), delivers 130ms minimum reset pulse width, and operates across -40°C to +85°C for industrial microprocessor power integrity. Used in embedded controllers requiring reliable brownout detection and controlled restart.
For engineers reviewing the DS1708ESA+T&R datasheet, DS1708ESA+T&R pinout, DS1708ESA+T&R application, or DS1708ESA+T&R equivalent, key selection criteria include VCC trip point accuracy (4.25–4.50V), NMI timing (200µs min pulse, 5µs noise immunity), RST/RST assertion delay (5–8µs), pushbutton debounce behavior, and SOIC-8 package compatibility with legacy MAX707/MAX708 designs.
Technical Context
The DS1708ESA+T&R implements a precision bandgap-referenced comparator architecture to monitor both local VCC (trip point 4.25–4.50V) and remote supply rail via high-impedance IN pin (trip point 1.20–1.30V). Its dual-reset outputs (RST active-high, RST active-low) provide simultaneous control of processor reset logic and peripheral enable paths without external inversion.
It integrates three independent monitoring functions: power-fail detection (generating NMI ≥200µs before reset), pushbutton input debouncing with guaranteed 130ms reset hold time, and hysteresis-based voltage sensing (100µV hysteresis on IN, no false triggers from <2µs noise). All functions operate within 1.2–5.5V supply range and draw ≤60µA quiescent current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.25V (min) to 4.50V (max); ensures reset activation before 5V system enters invalid operating region |
| Reset Pulse Width | 130ms (min); guarantees full microprocessor stabilization after power recovery or button press |
| NMI Pulse Width | 200µs (min); provides early warning of impending power failure with sufficient time for graceful shutdown |
| IN Pin Trip Voltage | 1.25V (typ); enables flexible external voltage monitoring using resistor divider, e.g., 4.5V sense at 3.3V VCC |
| Supply Current | 60µA (max at VCC < 5.5V); supports low-power always-on supervision in battery-backed systems |
| Operating Temp | -40°C to +85°C; qualified for industrial-grade embedded control and automation environments |
| Output Drive | 10mA sink / 350µA source; directly drives TTL/CMOS inputs without external buffers |
Pinout & Package
DS1708ESA+T&R is housed in an 8-pin SOIC (150-mil) package with gull-wing leads, RoHS-compliant, tape-and-reel format (T&R).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low, internally pulled up (40kΩ); debounced to generate guaranteed 130ms RST/RST pulse on release |
| VCC | Power Supply Input | Primary supply rail input (1.2–5.5V); powers internal reference, comparators, and output drivers |
| GND | Ground Reference | System ground return path for all internal circuitry and output stages |
| IN | Voltage Sense Input | High-impedance (≤1µA leakage) analog input for monitoring external supply rail via resistor divider |
| RST | Active-High Reset Output | Open-drain CMOS output; asserted high during reset condition (VCC < VCCTP or PBRST active) |
| RST | Active-Low Reset Output | Open-drain CMOS output; asserted low during same reset condition as RST |
| NC | No Connect | Internally unconnected pin; must remain floating or tied to GND per layout guidelines |
| NMI | Non-Maskable Interrupt Output | Open-drain output pulsed low ≥200µs when IN falls below 1.25V; immune to <2µs noise |
Key Features
| Feature | Design Value |
|---|---|
| Dual Reset Outputs | RST (active-high) and RST (active-low) eliminate need for external inverters in mixed-logic systems |
| Programmable Sense Point | IN pin accepts user-defined voltage divider to monitor supplies up to 11.88V (at 3.3V VCC), enabling early power-fail detection |
| Hardware Debounced Pushbutton | PBRST input guarantees ≥130ms reset pulse width regardless of mechanical switch bounce duration |
| Early Warning NMI | NMI asserts ≥200µs before RST/RST, providing deterministic time window for firmware-initiated save/stop operations |
| Pin Compatibility | SOIC-8 footprint matches MAX707/MAX708; allows drop-in replacement in existing designs without PCB revision |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Microcontroller-based programmable logic controller operating in factory-floor environments with fluctuating 24V DC input converted to 5V. IC Role / Device Role / Timing Role: DS1708ESA+T&R supervises 5V rail and monitors upstream 24V-derived sense point to trigger NMI for emergency I/O freeze before brownout. Use Value: Prevents corrupted state machine transitions by asserting RST/RST only after confirmed VCC decay and delivering 130ms clean reset hold time. |
Use Scenario: Portable ultrasound imaging device with battery backup and real-time signal processing FPGA. IC Role / Device Role / Timing Role: DS1708ESA+T&R detects main 5V supply collapse and issues NMI to initiate image buffer save-to-Flash before RST forces controlled shutdown. Use Value: 200µs NMI pulse provides deterministic latency margin for firmware to complete critical data writes prior to reset assertion. |
| Telecom Base Station Management | Automotive Infotainment Head Unit |
|
Use Scenario: Remote radio unit with isolated 5V management domain powered from PoE-derived supply. IC Role / Device Role / Timing Role: DS1708ESA+T&R monitors local 5V and senses PoE input voltage via IN pin to detect upstream power loss before local capacitor discharge. Use Value: Enables predictive fault logging and graceful link deactivation using NMI, avoiding uncontrolled resets during transient dips. |
Use Scenario: In-vehicle infotainment system with 5V MCU domain subject to load-dump and cold-crank transients. IC Role / Device Role / Timing Role: DS1708ESA+T&R provides robust reset timing (130ms min) and rejects <2µs noise on VCC, preventing spurious reboots during engine cranking. Use Value: 5–8µs VCC-to-RST propagation ensures reset activation at last valid VCC level, maximizing functional uptime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX708ESA+ | Same SOIC-8 package; VCC trip point 4.40V (±5%), no IN pin, no NMI output | Lacks external voltage monitoring and early-warning interrupt; suitable only for single-rail 5V supervision | Select when only local VCC monitoring is required and board space precludes adding external sense circuitry |
| TPS3808G15DBVR | 3-pin SOT-23; adjustable threshold (1.5V), 200ms reset timeout, no NMI or PBRST | Single-output, no pushbutton interface or secondary sense capability; lower pin count but functionally reduced | Choose for cost-sensitive, space-constrained designs where only basic reset timing and fixed threshold are needed |
Compared with MAX708ESA+ and TPS3808G15DBVR, DS1708ESA+T&R uniquely combines dual reset polarity, hardware-debounced pushbutton support, and a dedicated NMI output with external voltage sense-enabling predictive power-fail response in systems where deterministic shutdown timing is critical.
Availability
DS1708ESA+T&R is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, telecom infrastructure, and automotive infotainment systems requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across temperature extremes.
Supply support for DS1708ESA+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS1708ESA+T&R belongs to the MicroMonitor family of voltage supervisors, designed specifically for microprocessor-based systems needing coordinated reset, early power-fail warning, and pushbutton control without external components.
FAQ
What is the exact VCC trip point tolerance for DS1708ESA+T&R?
The DS1708ESA+T&R has a specified VCC trip point of 4.25V (minimum) to 4.50V (maximum), corresponding to a nominal 5.0V supply with ±10% tolerance. This range is guaranteed over the full -40°C to +85°C operating temperature and is measured under recommended DC operating conditions with VCC between 1.2V and 5.5V. The DS1708ESA+T&R uses internal temperature-compensated bandgap reference to maintain this accuracy without external calibration.
Does DS1708ESA+T&R support monitoring a 3.3V supply?
No - DS1708ESA+T&R is specifically configured for 5.0V ±10% monitoring. For 3.3V systems, Maxim offers variants such as DS1708TESA (3.3V ±5%) or DS1708SESA (3.3V ±10%). The DS1708ESA+T&R's VCCTP is fixed at 4.25–4.50V and cannot be adjusted; applying it to a 3.3V rail would result in continuous reset assertion. Always match the suffix (ESA, TESA, SESA, etc.) to the target supply voltage and tolerance.
How does the NMI output of DS1708ESA+T&R behave during power-up?
During power-up, the DS1708ESA+T&R disables NMI generation until VCC rises to its trip point (VCCTP ≈ 4.40V). This prevents false interrupts caused by slow-rising or noisy VCC. Once VCCTP is reached, the IN pin becomes active and will assert NMI if the monitored voltage (via resistor divider) falls below 1.25V. The DS1708ESA+T&R also incorporates 5µs blanking and 100µV hysteresis on the IN comparator to reject noise and ensure stable NMI triggering.
Can DS1708ESA+T&R replace MAX708ESA in an existing design?
Yes - DS1708ESA+T&R is pin-compatible with MAX708ESA in the SOIC-8 package and shares identical pinout, reset timing, and electrical characteristics for VCC supervision. However, DS1708ESA+T&R adds the IN pin for external voltage monitoring and NMI output, which are unused in MAX708ESA circuits. No PCB changes are required, but unused IN and NMI pins should be left floating or tied per application requirements to avoid unintended behavior.
What is the maximum allowable voltage on the IN pin of DS1708ESA+T&R?
The IN pin voltage must not exceed VCC, as stated in the Absolute Maximum Ratings. For example, with DS1708ESA+T&R operating at VCC = 5.0V, the IN pin must remain ≤5.0V. To monitor higher voltages (e.g., 12V), a resistor divider must scale the input so that the voltage at IN equals 1.25V at the desired trip point. Using the formula VSENSE = (R2/(R1+R2)) × VCC, proper R1/R2 values ensure compliance - e.g., monitoring 4.5V at 3.3V VCC yields VMAX = 11.88V with R2 = 10kΩ and R1 = 26kΩ.
DS1708ESA+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.4V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1708ESA+T&R FAQ
1.How can I place an order for DS1708ESA+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1708ESA+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1708ESA+T&R reliable?
The price and inventory of DS1708ESA+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1708ESA+T&R is usually 5 days.
3.What payment methods are accepted for DS1708ESA+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1708ESA+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1708ESA+T&R?
DS1708ESA+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1708ESA+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1708ESA+T&R?
For technical support, including DS1708ESA+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1708ESA+T&R requirements.
6.How does Aetrix verify that DS1708ESA+T&R is sourced from the original manufacturer or authorized distributors?
All DS1708ESA+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1708ESA+T&R meets industry standards.
7.What is the process for return or replacement of DS1708ESA+T&R?
All DS1708ESA+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1708ESA+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1708ESA+T&R part is unused and in its original packaging.
Return procedure for DS1708ESA+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1708ESA+T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
