Analog Devices Inc./Maxim Integrated DS1708RESA+T&R
- Part No.:
- DS1708RESA+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1708RESA+T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,376
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1708RESA+T&R from Maxim Integrated is a 3.3V ±20% supply voltage supervisor IC with dual active-high/active-low reset outputs, non-maskable interrupt (NMI), and pushbutton reset debouncing. It monitors VCC, an external sense point (IN), and PBRST to ensure microprocessor reliability during power transients and failures in industrial embedded systems. Key confirmed parameters: 2.55V–2.70V VCC trip point (DS1708R variant), 130ms minimum reset pulse width, -40°C to +85°C operating range, 8-pin SOIC package, and 50µA typical operating current at VCC < 3.6V.
For engineers reviewing the DS1708RESA+T&R datasheet, DS1708RESA+T&R pinout, DS1708RESA+T&R application, or DS1708RESA+T&R equivalent, this page delivers verified functional identity, precise reset thresholds, NMI timing behavior, pushbutton debounce characteristics, and direct compatibility context with MAX707/MAX708 - all critical for power sequencing validation and fail-safe system design.
Technical Context
The DS1708RESA+T&R implements a precision bandgap-referenced comparator architecture to monitor VCC against a fixed 2.63V nominal trip point (VCCTP = 2.55V/2.63V/2.70V) and the IN pin against a 1.25V internal reference. Its dual RST outputs provide simultaneous active-high and active-low reset signals with guaranteed 130ms minimum assertion time on power-up and power-down.
It integrates three independent monitoring paths: VCC supply tracking, high-impedance external voltage sensing via IN, and debounced pushbutton input (PBRST). The NMI output generates a 200µs minimum pulse with 100µV hysteresis when the IN voltage falls below 1.25V, enabling early power-fail warning before reset activation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 2.55V (min) to 2.70V (max); ensures reliable reset assertion for 3.3V ±20% systems |
| Reset Pulse Width | 130ms (min); guarantees sufficient stabilization time for microprocessor and power supply |
| NMI Pulse Width | 200µs (min); provides deterministic early-warning signal before full reset activation |
| Operating Current | 50µA (typ) at VCC < 3.6V; enables low-power operation in battery-backed or energy-sensitive designs |
| IN Input Reference | 1.20V–1.30V; allows user-defined voltage monitoring via external resistor divider |
| Temperature Range | -40°C to +85°C; supports industrial-grade deployment without derating |
| Package | 8-pin SOIC (150-mil); compatible with standard surface-mount assembly and PCB layout practices |
Pinout & Package
DS1708RESA+T&R is housed in an 8-pin SOIC (150-mil) package with gull-wing leads, RoHS-compliant, and rated for industrial temperature operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low, internally pulled up to VCC (40kΩ typ); debounced to guarantee ≥130ms RST pulse on release |
| VCC | Power Supply Input | Primary supply rail (1.2V–5.5V); monitored for out-of-tolerance condition triggering RST/NMI |
| GND | Ground Reference | System ground return for all internal comparators and outputs |
| IN | Voltage Sense Input | High-impedance input referenced to 1.25V internal bandgap; used for upstream supply monitoring |
| RST | Active-Low Reset Output | Open-drain output asserted low during reset; requires external pull-up for logic-level compatibility |
| RST | Active-High Reset Output | Push-pull output asserted high during reset; directly drives TTL/CMOS inputs without pull-up |
| NC | No Connect | Unbonded pin; must remain unconnected per datasheet mechanical drawings |
| NMI | Non-Maskable Interrupt Output | Open-drain output pulsed low for ≥200µs when IN falls below 1.25V; enables early shutdown sequencing |
Key Features
| Feature | Design Value |
|---|---|
| Dual RST outputs | Simultaneous active-high and active-low reset signals eliminate need for external inverters or level shifters |
| Programmable voltage monitoring | IN pin with 1.25V reference enables custom trip points across wide input ranges using simple resistor dividers |
| Debounced pushbutton interface | Internal 40kΩ pull-up and timing circuitry guarantee clean, noise-immune 130ms reset pulses without external RC networks |
| Early power-fail warning | NMI output provides 200µs interrupt with 100µV hysteresis, allowing controlled data save or state preservation before reset |
| Pin compatibility with MAX707/MAX708 | Direct drop-in replacement in 8-pin SOIC footprint reduces redesign effort and qualification overhead |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Power interruption during real-time sensor acquisition and data logging. IC Role / Device Role / Timing Role: Voltage supervisor providing synchronized RST/NMI to halt CPU execution and trigger EEPROM write-before-power-loss sequence. Use Value: 130ms reset hold time ensures complete flash write completion; NMI pulse initiates immediate RAM-to-EEPROM dump within 200µs of sensed decay. |
Use Scenario: Unplanned AC mains dropout in portable ultrasound imaging units. IC Role / Device Role / Timing Role: Dual-reset supervisor asserting both RST and RST to freeze FPGA configuration and analog front-end while preserving volatile calibration data. Use Value: 2.63V VCCTP threshold matches 3.3V LDO tolerance; 50µA quiescent current extends battery runtime during standby monitoring. |
| Telecom Base Station Radio Unit | Automotive Infotainment Head Unit |
|
Use Scenario: Transient brownout during RF power amplifier burst transmission. IC Role / Device Role / Timing Role: VCC and IN-sense supervisor detecting both local 3.3V rail collapse and upstream 12V DC/DC degradation via resistor divider. Use Value: Independent IN trip point (1.25V) enables detection of 12V supply sag at 10.8V using R1/R2 network - earlier than VCC-based alert alone. |
Use Scenario: Cold-crank voltage dip below 6V during engine start in 12V automotive systems. IC Role / Device Role / Timing Role: 3.3V domain supervisor interfaced to buck converter output, with PBRST tied to service-mode button for field firmware recovery. Use Value: Pushbutton debounce eliminates false resets from mechanical switch bounce; SOIC package supports AEC-Q200-compatible board assembly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX708ESA+ | 5V ±10% trip point (4.25V–4.50V); no IN sense pin; identical 8-pin SOIC footprint and RST/RST/NMI/PBRST pinout | Designed for 5V systems only; lacks external voltage monitoring capability required for multi-rail early-warning use cases | Select MAX708ESA+ only when supervising a single 5V rail without upstream sense requirements |
| TPS3808G18DBVR | 3.3V ±2% accuracy (tighter tolerance); adjustable reset delay (0–10s); no NMI output; SOT-23-6 package (6-pin) | Higher precision but no early-interrupt capability; smaller package limits thermal dissipation in high-reliability industrial environments | Choose TPS3808G18DBVR where tight threshold accuracy outweighs need for NMI-driven graceful shutdown |
Compared with DS1708RESA+T&R, MAX708ESA+ offers simpler 5V-only supervision without sense flexibility, while TPS3808G18DBVR trades NMI functionality and SOIC robustness for tighter tolerance and smaller size - making DS1708RESA+T&R optimal for 3.3V systems requiring both precision reset timing and deterministic early-warning signaling.
Availability
DS1708RESA+T&R is available at Aetrix Electronics and suitable for industrial PLC controllers, medical diagnostic equipment, telecom radio units, and automotive infotainment head units requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for DS1708RESA+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management solutions for industrial, communications, and computing markets.
The DS1707/DS1708 family was designed specifically for fail-safe microprocessor supervision in harsh environments, integrating VCC monitoring, external voltage sensing, and pushbutton control into a single compact IC to replace discrete reset circuits.
FAQ
What is the exact VCC trip point range for DS1708RESA+T&R?
The DS1708RESA+T&R is the DS1708R variant, specified with a VCC trip point of 2.55V (minimum), 2.63V (typical), and 2.70V (maximum) at -40°C to +85°C. This 20% tolerance window is calibrated for 3.3V nominal systems and is measured under recommended DC operating conditions with VCC between 1.2V and 5.5V. The DS1708RESA+T&R datasheet confirms these values in the "DC Electrical Characteristics" table under VCCTP for DS1708R.
Does DS1708RESA+T&R support external voltage monitoring, and how is it implemented?
Yes, DS1708RESA+T&R supports external voltage monitoring via its IN pin, which compares the applied voltage against an internal 1.25V bandgap reference (1.20V–1.30V range). A resistor divider network connects the target supply to IN, enabling programmable trip points - for example, monitoring a 12V rail by setting R1/R2 to produce 1.25V at the IN pin when the rail reaches 10.8V. The DS1708RESA+T&R datasheet provides the exact calculation formula and example in Figure 5.
How does the NMI output of DS1708RESA+T&R differ from the RST outputs in timing and function?
The NMI output of DS1708RESA+T&R generates a short, precise 200µs minimum low pulse when the IN voltage crosses the 1.25V threshold, serving as an early warning before full reset. In contrast, RST and RST remain asserted for ≥130ms once VCC drops below its trip point. This staged response allows DS1708RESA+T&R to initiate graceful shutdown (e.g., saving state) via NMI, then enforce hard reset via RST after power collapse - a key differentiator from basic reset supervisors.
Is DS1708RESA+T&R pin-compatible with the MAX707/MAX708 series, and what does that mean for PCB design?
Yes, DS1708RESA+T&R is pin-compatible with MAX707/MAX708 in 8-pin SOIC packages, sharing identical pin assignments for PBRST, VCC, GND, IN, RST, RST, NC, and NMI. This means DS1708RESA+T&R can be substituted onto existing MAX707/MAX708 layouts without PCB modification - provided the system operates at 3.3V ±20% and requires the same dual-reset and NMI functionality. The DS1708RESA+T&R datasheet explicitly states this compatibility in the Features section.
What is the guaranteed reset pulse width for DS1708RESA+T&R, and under what conditions is it enforced?
The DS1708RESA+T&R guarantees a minimum reset pulse width of 130ms for both RST and RST outputs, enforced during both power-up (VCC rising) and power-down (VCC falling) events. This timing is specified across the full -40°C to +85°C temperature range and for VCC between 1.2V and 5.5V. The DS1708RESA+T&R datasheet confirms this in the "AC Electrical Characteristics" table under parameter tRST and tRPU, with typical values of 205ms and maximum of 285ms.
DS1708RESA+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.63V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1708RESA+T&R FAQ
1.How can I place an order for DS1708RESA+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1708RESA+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1708RESA+T&R reliable?
The price and inventory of DS1708RESA+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1708RESA+T&R is usually 5 days.
3.What payment methods are accepted for DS1708RESA+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1708RESA+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1708RESA+T&R?
DS1708RESA+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1708RESA+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1708RESA+T&R?
For technical support, including DS1708RESA+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1708RESA+T&R requirements.
6.How does Aetrix verify that DS1708RESA+T&R is sourced from the original manufacturer or authorized distributors?
All DS1708RESA+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1708RESA+T&R meets industry standards.
7.What is the process for return or replacement of DS1708RESA+T&R?
All DS1708RESA+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1708RESA+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1708RESA+T&R part is unused and in its original packaging.
Return procedure for DS1708RESA+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1708RESA+T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
