My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1708SEPA+
- Part No.:
- DS1708SEPA+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1708SEPA+.pdf
- Description:
- IC MICROMONITOR 3.3V 10% 8-DIP
- Quantity:
- Payment:
- Shipping:
Inventory:12,465
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1708SEPA+ from Maxim Integrated is a 3.3V ±10% precision voltage supervisor IC with dual active-high/active-low reset outputs, non-maskable interrupt (NMI), and pushbutton reset debouncing. It monitors VCC and an external sense point (IN), delivers 130ms minimum reset pulse width, and operates across -40°C to +85°C for industrial microprocessor power management.
For engineers reviewing the DS1708SEPA+ datasheet, DS1708SEPA+ pinout, DS1708SEPA+ application, or DS1708SEPA+ equivalent, key selection considerations include its 3.3V supply monitoring tolerance, NMI early-warning capability, dual RST outputs, pushbutton debounce timing, and compatibility with legacy MAX707/MAX708 designs in 8-pin DIP packages.
Technical Context
The DS1708SEPA+ integrates three independent monitoring functions: VCC threshold detection (VCCTP = 2.85V to 3.00V), high-impedance IN pin sensing (VTP = 1.20V–1.30V) for upstream voltage monitoring, and PBRST input debouncing with guaranteed 130ms reset assertion. Its internal bandgap reference enables temperature-compensated accuracy.
It generates simultaneous active-high (RST) and active-low (/RST) reset signals on VCC undervoltage or PBRST activation, while issuing a 200µs NMI pulse when the IN-sensed supply crosses the 1.25V trip point - with 100µV hysteresis and 5µs noise immunity to prevent false triggers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 2.85V (min) to 3.00V (max); precise 3.3V ±10% monitoring window for stable reset assertion during brownout |
| IN Input Trip Voltage | 1.20V–1.30V; enables user-configurable upstream voltage monitoring via external resistor divider |
| Reset Pulse Width | 130ms (min); ensures sufficient processor stabilization time after power-up or pushbutton event |
| NMI Pulse Width | 200µs (min); provides deterministic early warning of impending power failure before reset activation |
| Operating Temperature | -40°C to +85°C; qualified for industrial embedded systems with extended thermal cycling requirements |
| Supply Current | 50µA (typ) at VCC < 3.6V; ultra-low quiescent current preserves system standby efficiency |
| Output Drive | 10mA sink / 350µA source; sufficient to directly drive microcontroller reset inputs without external buffers |
Pinout & Package
DS1708SEPA+ uses an 8-pin plastic DIP (300-mil) package with through-hole mounting and industry-standard pin spacing. Pin assignments are identical to MAX707/MAX708 for drop-in replacement in legacy designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low, internally pulled up (40kΩ); debounced to guarantee ≥130ms reset pulse on release |
| VCC | Power Supply Input | Monitored 3.3V supply rail; trip point 2.85V–3.00V defines reset activation threshold |
| GND | Ground Reference | Common return path for all internal comparators, reference, and output drivers |
| IN | Voltage Sense Input | High-impedance (≤1µA leakage) input for external voltage divider; trips at 1.20V–1.30V |
| RST | Active-High Reset Output | CMOS-compatible output asserted high during fault; drives microcontroller reset pins directly |
| /RST | Active-Low Reset Output | Open-drain compatible output asserted low during fault; supports wired-OR reset bus configurations |
| NC | No Connect | Unbonded pin; must remain unconnected per design - no internal connection or function |
| NMI | Non-Maskable Interrupt Output | Active-low pulse (≥200µs) signaling early power-fail condition before VCC reset activation |
Key Features
| Feature | Design Value |
|---|---|
| Dual Reset Outputs (RST & /RST) | Simultaneous active-high and active-low signals eliminate need for external inverters or level translators |
| Programmable Sense Input (IN) | Enables monitoring of higher-voltage rails (e.g., 5V, 12V) via resistor divider - extends protection beyond VCC |
| Debounced Pushbutton Interface | Hardware-based debouncing eliminates firmware overhead and guarantees consistent 130ms reset duration |
| Early Warning NMI Function | Provides 200µs interrupt pulse with 100µV hysteresis - gives system time to save state before reset asserts |
| Pin Compatibility with MAX707/MAX708 | Direct replacement in existing 8-pin DIP/SOIC layouts - no PCB redesign required for upgrade or second sourcing |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Power sequencing and brownout recovery in programmable logic controllers operating in factory-floor environments with fluctuating 3.3V supplies. IC Role / Device Role / Timing Role: Primary voltage supervisor ensuring deterministic reset initiation and early NMI-triggered data preservation before power collapse. Use Value: Prevents corrupted I/O states and firmware hangs by enforcing 130ms reset hold time and providing 200µs advance warning via NMI. |
Use Scenario: Critical power monitoring in portable ultrasound or patient monitor units where battery-backed 3.3V rails require fail-safe shutdown sequencing. IC Role / Device Role / Timing Role: Dual-role supervisor: monitors main 3.3V rail (VCC) and backup battery voltage (via IN divider) to coordinate graceful shutdown. Use Value: Enables reliable state-save operations using NMI pulse before /RST forces processor halt - meeting IEC 62304 safety timing requirements. |
| Telecom Line Card | Automotive Infotainment Head Unit |
|
Use Scenario: Hot-swap power supervision in modular telecom line cards where 3.3V supplies experience transient dips during insertion/removal. IC Role / Device Role / Timing Role: Real-time VCC monitoring with fast response (<8µs detect-to-RST delay) and noise-immune (5µs rejection) reset assertion. Use Value: Eliminates need for discrete RC reset circuits - reduces BOM count and improves timing repeatability across temperature (-40°C to +85°C). |
Use Scenario: Power integrity assurance in automotive infotainment systems exposed to load-dump and cold-crank conditions affecting 3.3V domain stability. IC Role / Device Role / Timing Role: Monitors both 3.3V domain (VCC) and upstream 5V/12V rail (via IN) to trigger layered response: NMI → save context → /RST → full reset. Use Value: Supports AEC-Q100-relevant robustness via 100µV hysteresis and guaranteed 130ms reset hold - preventing partial boot failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX708ESA+ | 5V ±10% VCC trip (4.25V–4.50V); same pinout, package, and feature set but different voltage range | Designed for 5V systems only; not suitable for 3.3V monitoring without external level shifting | Select only if migrating from 5V to 3.3V requires requalification - DS1708SEPA+ offers direct 3.3V support without redesign. |
| TPS3808G12DBVR | Single active-low reset; 3.3V ±1.5% accuracy (tighter tolerance); no NMI or PBRST functionality | Lacks early-warning interrupt and pushbutton interface - requires external circuitry for those features | Choose when highest reset threshold accuracy is critical and NMI/PBRST are handled elsewhere in system firmware or hardware. |
Compared with MAX708ESA+, DS1708SEPA+ provides correct 3.3V ±10% trip points without scaling resistors; compared with TPS3808G12DBVR, it delivers integrated NMI and debounced PBRST - reducing component count and improving system-level reliability in space-constrained industrial designs.
Availability
DS1708SEPA+ is available at Aetrix Electronics and suitable for industrial PLC controllers, medical diagnostic equipment, telecom line cards, and automotive infotainment head units requiring stable component supply, long-term lifecycle support, and drop-in compatibility with legacy Maxim supervisory circuits.
Supply support for DS1708SEPA+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS1708SEPA+ belongs to the MicroMonitor™ family of voltage supervisors, designed specifically for robust, multi-function power integrity assurance in microprocessor-based systems where deterministic reset timing and early fault warning are mission-critical.
FAQ
What is the exact VCC trip point range for DS1708SEPA+?
The DS1708SEPA+ has a guaranteed VCC trip point range of 2.85V (minimum) to 3.00V (maximum), corresponding to 3.3V ±10% monitoring. This specification is validated across the full -40°C to +85°C operating temperature range and ensures reliable reset assertion during 3.3V supply brownouts. The DS1708SEPA+ datasheet confirms this tolerance is inherent to the device variant, not dependent on external components.
Does DS1708SEPA+ support both active-high and active-low reset outputs simultaneously?
Yes, DS1708SEPA+ provides two independent reset outputs: RST (active-high) and /RST (active-low), both asserted concurrently during VCC undervoltage or PBRST activation. These outputs are electrically isolated and can drive separate processor reset inputs or be used in combination - for example, RST for MCU reset and /RST for FPGA configuration reset - without additional logic.
How does the NMI function of DS1708SEPA+ differ from the reset outputs?
The NMI output of DS1708SEPA+ is a short-duration (≥200µs), active-low interrupt pulse triggered when the IN pin voltage crosses the 1.25V threshold - typically *before* VCC drops below its trip point. Unlike RST and /RST, which halt processor execution, NMI allows the system to execute emergency routines (e.g., save RAM, log error) before reset occurs, enabling graceful shutdown not possible with reset-only supervision.
Can DS1708SEPA+ monitor voltages higher than 3.3V?
Yes, DS1708SEPA+ can monitor higher voltages using the IN pin with an external resistor divider. Since the IN trip point is fixed at 1.25V (1.20V–1.30V), a simple two-resistor network scales any input voltage (e.g., 5V, 12V) down to that threshold. The DS1708SEPA+ datasheet provides the exact formula (VSENSE = R2/(R1+R2) × 1.25V) and confirms operation up to VMAX = (VSENSE/VTP) × VCC, supporting robust upstream rail monitoring.
Is DS1708SEPA+ pin-compatible with MAX707/MAX708 in 8-pin DIP packages?
Yes, DS1708SEPA+ is fully pin-compatible with MAX707 and MAX708 in 8-pin DIP (300-mil) packages, including identical pin numbering, function mapping, and electrical behavior. This allows direct replacement in existing designs without layout changes - a key advantage confirmed in the official Maxim datasheet and supported by identical mechanical drawings and ordering codes (EPA suffix).
DS1708SEPA+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.93V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
DS1708SEPA+ FAQ
1.How can I place an order for DS1708SEPA+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1708SEPA+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1708SEPA+ reliable?
The price and inventory of DS1708SEPA+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1708SEPA+ is usually 5 days.
3.What payment methods are accepted for DS1708SEPA+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1708SEPA+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1708SEPA+?
DS1708SEPA+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1708SEPA+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1708SEPA+?
For technical support, including DS1708SEPA+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1708SEPA+ requirements.
6.How does Aetrix verify that DS1708SEPA+ is sourced from the original manufacturer or authorized distributors?
All DS1708SEPA+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1708SEPA+ meets industry standards.
7.What is the process for return or replacement of DS1708SEPA+?
All DS1708SEPA+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1708SEPA+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1708SEPA+ part is unused and in its original packaging.
Return procedure for DS1708SEPA+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1708SEPA+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
