Analog Devices Inc./Maxim Integrated DS1708SEUA+
- Part No.:
- DS1708SEUA+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DS1708SEUA+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:4,758
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1708SEUA+ from Maxim Integrated is a 3.3V ±10% microprocessor supervisory circuit that monitors VCC, provides pushbutton reset debouncing, and generates a non-maskable interrupt (NMI) for early power-fail warning. It delivers active-high and active-low reset outputs with 130ms minimum pulse width, operates across -40°C to +85°C, and uses an internal 1.25V reference for voltage sense input. It is used in embedded systems requiring reliable power-up/power-down sequencing and fault-aware reset control.
For engineers reviewing the DS1708SEUA+ datasheet, DS1708SEUA+ pinout, DS1708SEUA+ application, or DS1708SEUA+ equivalent, key selection considerations include its 3.3V supply monitoring tolerance, dual RST outputs, NMI timing behavior, PBRST debounce logic, and µSOP-8 package compatibility with space-constrained industrial controllers and IoT edge nodes.
Technical Context
The DS1708SEUA+ implements a precision bandgap-referenced comparator to monitor VCC against a fixed trip point of 2.85V–3.00V (DS1708S variant), while its IN pin accepts externally scaled voltages via resistor divider for upstream supply monitoring. Its NMI output asserts for ≥200ns upon IN falling below 1.20V–1.30V, with 100µV hysteresis and 5µs noise immunity.
Reset assertion is triggered when VCC drops below VCCTP, holding RST and RST active for ≥130ms during power-up and power-down. The PBRST input is internally pulled up (40kΩ typical) and debounced to guarantee ≥130ms reset pulses on button release - independent of mechanical bounce or contact time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 2.85V–3.00V (DS1708S variant); ensures reset activation before 3.3V system brownout |
| Reset Pulse Width | ≥130ms minimum; guarantees processor stabilization after power recovery or button press |
| NMI Trip Voltage (IN) | 1.20V–1.30V; enables flexible upstream voltage monitoring via external resistor divider |
| Operating Temp Range | -40°C to +85°C; supports industrial-grade deployment without derating |
| Supply Current | 50µA max at VCC < 3.6V; enables low-power always-on supervision in battery-backed systems |
| Package | 8-pin µSOP (118-mil); 3.0mm × 3.0mm footprint for high-density PCB layouts |
| Output Drive | RST: 10mA sink / RST: 350µA source; compatible with TTL/CMOS inputs and pull-up requirements |
Pinout & Package
DS1708SEUA+ is housed in an 8-pin µSOP (118-mil) package with exposed pad for thermal performance. Pin numbering follows standard SOIC/SOP orientation (pin 1 top-left, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low, internally pulled up (40kΩ); debounced to generate ≥130ms reset on release |
| VCC | Power Supply Input | Accepts 1.2V–5.5V; powers internal reference, comparators, and output drivers |
| GND | Ground Reference | Common return for all analog and digital functions; must be low-impedance |
| IN | Voltage Sense Input | High-impedance (≤1µA leakage); monitors external supply via resistor divider referenced to 1.25V internal bandgap |
| RST | Active-Low Reset Output | Open-drain NMOS output; sinks ≥10mA at 0.4V for direct MCU /RST interface |
| RST | Active-High Reset Output | Push-pull CMOS output; sources ≥350µA at VCC–0.3V for direct logic-level reset |
| NC | No Connect | Unbonded pin; must remain unconnected per datasheet |
| NMI | Non-Maskable Interrupt Output | Open-drain NMOS; asserts low ≥200ns upon IN voltage decay; includes 100µV hysteresis |
Key Features
| Feature | Design Value |
|---|---|
| Dual Reset Outputs | RST (active-low) and RST (active-high) eliminate need for external inverters in mixed-logic systems |
| Programmable Voltage Monitoring | IN pin + internal 1.25V reference allows monitoring of any DC rail (e.g., 12V, 5V, 3.3V) using external resistors |
| Integrated Pushbutton Debounce | Hardware-based timing ensures consistent 130ms reset pulse regardless of switch quality or user press duration |
| Early Power-Fail Warning | NMI output provides ≥200ns interrupt before reset assertion, enabling graceful shutdown or data save |
| Industrial Temperature Support | Guaranteed operation from -40°C to +85°C without external compensation or derating |
Applications
| Industrial PLC Controller | Medical Diagnostic Device |
|---|---|
Use Scenario: Continuous operation in factory-floor automation where mains voltage sags or transient surges occur. IC Role / Device Role / Timing Role: Supervisory IC providing brownout detection, NMI-triggered state save, and clean reset sequencing for ARM Cortex-M7 host MCU. Use Value: Prevents firmware corruption during 3.3V rail collapse by asserting RST before VCC falls below 2.85V and issuing NMI ≥200ns earlier for last-chance data retention. | Use Scenario: Portable ultrasound unit powered by Li-ion battery with variable discharge profile. IC Role / Device Role / Timing Role: Monitors 3.3V LDO output and battery-derived 5V rail via IN pin; coordinates safe shutdown via NMI and hard reset via RST/RST. Use Value: Enables deterministic shutdown sequence: NMI triggers flash write completion at 3.2V, then RST holds MCU in reset until battery recharges above 3.0V threshold. |
| Smart Energy Meter | Network Edge Gateway |
Use Scenario: ANSI C12.20-compliant meter operating on AC line with backup supercapacitor. IC Role / Device Role / Timing Role: Detects AC loss via IN-sensed rectified voltage; asserts NMI to initiate secure metering log save, then RST to halt processing. Use Value: Guarantees ≥130ms reset hold time after supercapacitor discharge crosses 2.85V, ensuring EEPROM write completion before power loss. | Use Scenario: Cellular-connected gateway deployed in remote telecom cabinets with wide ambient temperature swings. IC Role / Device Role / Timing Role: Provides cold-start reset coordination and brownout protection for dual-core application processor and LTE modem. Use Value: Dual RST outputs simplify interface to processor's active-low reset and modem's active-high reset pins - no level-shifting required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326UT29D+ | Single active-low reset; no NMI output; 2.93V trip; SOT23-5 package | Lacks early warning interrupt and dual-reset capability; suited for cost-sensitive, single-rail designs | Select when only basic reset is needed and board space permits SOT23-5; not suitable for NMI-dependent shutdown logic |
| TPS3808G33DBVR | 3.3V ±2% accuracy; adjustable delay; open-drain RST only; no RST or NMI; 5-pin SOT23 | Higher trip accuracy but no active-high reset or interrupt; requires external pull-up and timing components | Choose for tighter voltage tolerance where NMI and dual outputs are unnecessary; verify MCU reset pin polarity compatibility |
Compared with DS1708SEUA+, MAX6326UT29D+ reduces feature count and package size but eliminates critical NMI functionality, while TPS3808G33DBVR improves trip accuracy at the expense of missing both RST and NMI - making DS1708SEUA+ uniquely suited for systems requiring coordinated fail-safe response with minimal external components.
Availability
DS1708SEUA+ is available at Aetrix Electronics and suitable for industrial PLC controllers, medical diagnostic devices, smart energy meters, and network edge gateways requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature performance.
Supply support for DS1708SEUA+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The DS1707/DS1708 family was designed specifically for robust microprocessor supervision in harsh environments - delivering integrated voltage monitoring, pushbutton control, and early-warning interrupt capability in a single 8-pin package.
FAQ
What is the exact VCC trip point range for DS1708SEUA+?
The DS1708SEUA+ has a guaranteed VCC trip point range of 2.85V to 3.00V, corresponding to the DS1708S variant designation. This ±10% tolerance is calibrated for nominal 3.3V systems and is specified over the full -40°C to +85°C operating temperature range. The trip point is internally generated and does not require external calibration. DS1708SEUA+ maintains this specification under all recommended operating conditions, including varying load and slew rate.
Does DS1708SEUA+ provide both active-high and active-low reset outputs?
Yes, DS1708SEUA+ provides two independent reset outputs: RST (active-low, open-drain) and RST (active-high, push-pull). RST sinks ≥10mA at 0.4V, compatible with standard microcontroller /RESET inputs. RST sources ≥350µA at VCC–0.3V, directly driving CMOS logic inputs without external pull-ups. Both outputs are asserted simultaneously during power-up, power-down, or PBRST activation, with guaranteed ≥130ms minimum pulse width.
How does the NMI function work in DS1708SEUA+ and what is its timing behavior?
The NMI output in DS1708SEUA+ asserts low for ≥200ns when the voltage at the IN pin falls below 1.20V–1.30V (trip point), with 100µV hysteresis and 5µs noise immunity. It activates before RST/RST during power failure, providing early warning for system shutdown. NMI is disabled during initial power-up until VCC reaches VCCTP. DS1708SEUA+'s NMI timing is fully characterized in the datasheet's Figure 6 and AC Electrical Characteristics table (tIPD = 5–8µs).
Can DS1708SEUA+ monitor voltages higher than 3.3V, such as 5V or 12V rails?
Yes, DS1708SEUA+ can monitor higher-voltage rails using the IN pin with an external resistor divider. The internal reference is fixed at 1.25V, so resistor values are selected to scale the target rail (e.g., 5V or 12V) down to ≤1.25V at IN. The datasheet provides the formula VSENSE = (R2/(R1+R2)) × 1.25V and confirms proper operation requires IN voltage ≤ VCC. DS1708SEUA+'s high-impedance IN input (≤1µA leakage) minimizes divider current draw.
Is DS1708SEUA+ pin-compatible with other members of the DS1707/DS1708 family?
Yes, DS1708SEUA+ is pin-compatible with all DS1707/DS1708 variants in the same package type (µSOP-8), including DS1707EUA+, DS1708EUA+, DS1708TEUA+, and DS1708REUA+. Pin functions, layout, and mechanical dimensions are identical across the family. This allows drop-in replacement for different trip points (e.g., 5V vs. 3.3V, ±5% vs. ±10%) without PCB redesign - provided the application's voltage monitoring requirements align with the selected variant's VCCTP specification.
DS1708SEUA+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.93V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-uMAX/uSOP
DS1708SEUA+ FAQ
1.How can I place an order for DS1708SEUA+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1708SEUA+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1708SEUA+ reliable?
The price and inventory of DS1708SEUA+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1708SEUA+ is usually 5 days.
3.What payment methods are accepted for DS1708SEUA+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1708SEUA+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1708SEUA+?
DS1708SEUA+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1708SEUA+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1708SEUA+?
For technical support, including DS1708SEUA+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1708SEUA+ requirements.
6.How does Aetrix verify that DS1708SEUA+ is sourced from the original manufacturer or authorized distributors?
All DS1708SEUA+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1708SEUA+ meets industry standards.
7.What is the process for return or replacement of DS1708SEUA+?
All DS1708SEUA+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1708SEUA+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1708SEUA+ part is unused and in its original packaging.
Return procedure for DS1708SEUA+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1708SEUA+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

