Analog Devices Inc./Maxim Integrated DS1708TEPA+
- Part No.:
- DS1708TEPA+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
DS1708TEPA+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,884
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1708TEPA+ from Maxim Integrated is a 3.3V ±5% precision voltage supervisor IC that monitors VCC, senses external supply voltage via high-impedance IN pin, and debounces pushbutton reset input to generate active-high and active-low reset signals. It delivers 130ms minimum reset pulse width, non-maskable interrupt on power decay, and operates across -40°C to +85°C for industrial microprocessor power management.
For engineers reviewing the DS1708TEPA+ datasheet, DS1708TEPA+ pinout, DS1708TEPA+ application, or DS1708TEPA+ equivalent, this page provides verified functional specifications, validated pin assignments for 8-pin DIP, confirmed reset timing (tRST = 130–285ms), NMI response latency (tIPD = 5–8µs), and direct comparability with MAX707/MAX708 in same package footprint.
Technical Context
The DS1708TEPA+ integrates three independent monitoring functions: VCC threshold detection at 3.08V (typical) with 5% tolerance, high-impedance voltage sense input (IN) referenced to 1.25V internal bandgap, and debounced pushbutton reset logic with 130ms guaranteed pulse width. All functions operate without external components.
Its dual-reset outputs (RST and RST) provide simultaneous active-high and active-low signals for processor reset control, while the NMI output delivers early warning of supply decay before VCC drops below trip point - enabling graceful system shutdown. Hysteresis (100µV) and noise immunity (<2µs pulses rejected) ensure robust operation in noisy environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 3.08 V (typical), ±5% tolerance - ensures reliable reset assertion for 3.3V systems under nominal rail variation |
| Reset Pulse Width | 130–285 ms - guarantees sufficient time for power and processor stabilization during power-up or recovery |
| NMI Response Latency | 5–8 µs - enables early power-fail detection before VCC collapse, supporting controlled shutdown sequences |
| IN Input Threshold | 1.25 V ±0.05 V - allows flexible external voltage sensing via resistor divider, independent of VCC |
| Supply Current | 50 µA (VCC < 3.6V) - minimizes quiescent load on battery- or energy-constrained systems |
| Operating Temp | -40°C to +85°C - supports deployment in industrial and embedded environments without derating |
| Package | 8-pin Plastic DIP (300-mil) - through-hole mounting compatible with legacy PCB layouts and manual assembly |
Pinout & Package
DS1708TEPA+ uses an 8-pin Plastic DIP (300-mil) package with standard through-hole footprint. Pin assignments are validated per Maxim's mechanical drawings for DS1707/DS1708 family.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PBRST | Pushbutton Reset Input | Active-low debounced input; internally pulled up to VCC (40kΩ typical); initiates 130ms reset pulse on release |
| VCC | Power Supply Input | Main supply rail (1.2V–5.5V); powers internal reference, comparator, and output drivers |
| GND | Ground Reference | Common return path for all analog and digital circuitry; required for accurate voltage thresholding |
| IN | Voltage Sense Input | High-impedance input (≤1µA leakage); compares external divided voltage against 1.25V reference |
| RST | Active-High Reset Output | CMOS-compatible output; driven high during reset assertion; sinks ≤10mA at 0.4V |
| RST | Active-Low Reset Output | Inverted complement of RST; driven low during reset; sources ≥350µA at 2.4V |
| NC | No Connect | Unbonded pin; must remain unconnected to avoid parasitic coupling or ESD risk |
| NMI | Non-Maskable Interrupt Output | Open-drain output pulsed low for ≥200µs when IN falls below trip point; requires external pull-up |
Key Features
| Feature | Design Value |
|---|---|
| Dual Reset Outputs | RST (active-high) and RST (active-low) eliminate need for external inverters in mixed-logic systems |
| Programmable Voltage Sensing | IN pin accepts user-defined trip points via resistor divider - supports monitoring of 3.3V, 5V, or higher rails |
| Integrated Pushbutton Debounce | Hardware-based timing ensures consistent 130ms reset pulse regardless of button bounce or contact duration |
| Early Power-Fail Warning | NMI output triggers before VCC collapse, enabling firmware-initiated save operations or state preservation |
| Low-Power Operation | 50µA max ICC at VCC < 3.6V extends battery life in portable or always-on embedded devices |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Maintains deterministic reset behavior during AC line sags or brownouts in programmable logic controllers. IC Role / Device Role / Timing Role: Voltage supervisor providing synchronized RST/RST signals and NMI-triggered watchdog escalation. Use Value: Prevents corrupted I/O states by holding CPU in reset until VCC stabilizes above 3.08V ±5%, with 130ms minimum hold time. |
Use Scenario: Ensures safe power-down sequence in imaging subsystems when main DC supply decays. IC Role / Device Role / Timing Role: Dual-role monitor: VCC supervisor for processor rail and IN-sensed backup battery voltage. Use Value: NMI pulse (≥200µs) initiates data flush before RST asserts, preserving critical scan parameters during power loss. |
| Telecom Base Station Management | Automotive Infotainment Head Unit |
|
Use Scenario: Monitors both 3.3V core logic rail and 12V intermediate bus in remote radio unit power architecture. IC Role / Device Role / Timing Role: Primary supervisor for FPGA/CPU domain; IN pin configured to sense 12V via 10kΩ/26kΩ divider. Use Value: Detects upstream rail failure 5–8µs before VCC dropout, enabling failover to auxiliary power before system halt. |
Use Scenario: Provides cold-start reset and brownout protection for ARM-based multimedia SoC in vehicle cabin environment. IC Role / Device Role / Timing Role: System-level power integrity guardian with pushbutton reset for service mode entry. Use Value: PBRST debounce eliminates false resets from mechanical switch noise; 130ms pulse meets automotive reset timing compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX708ESA+ | 5V ±10% trip point (VCCTP = 4.40V typ); identical pinout and feature set except VCC threshold and tolerance | Designed for 5V systems only; not suitable for 3.3V monitoring without external level-shifting | Select when supervising 5V rails where ±10% tolerance is acceptable and DS1708TEPA+'s 3.3V precision is unnecessary |
| TPS3808G33DBVR | 3.3V ±2% trip point; adjustable reset delay (0–10s); higher ICC (1.2µA typ); SOT-23-6 package | Lacks NMI output and pushbutton debounce; requires external RC for delay; no dual-reset outputs | Choose for ultra-low-power, space-constrained designs where NMI and hardware debounce are not required |
Compared with MAX708ESA+, DS1708TEPA+ offers tighter 5% tolerance for 3.3V rails and earlier fault detection via NMI; versus TPS3808G33DBVR, it provides integrated dual-reset signaling and pushbutton interface - eliminating four external components in typical implementations.
Availability
DS1708TEPA+ is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, telecom infrastructure, and automotive infotainment systems requiring stable component supply, long-term lifecycle support, and drop-in compatibility with legacy Maxim MicroMonitor designs.
Supply support for DS1708TEPA+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS1707/DS1708 family was designed as a pin-compatible upgrade path from earlier MAX707/MAX708 supervisors, delivering enhanced accuracy, dual-reset outputs, and integrated NMI functionality for robust microprocessor power monitoring.
FAQ
What is the exact VCC trip point specification for DS1708TEPA+?
The DS1708TEPA+ has a guaranteed VCC trip point of 3.00V (min), 3.08V (typical), and 3.15V (max) at -40°C to +85°C, corresponding to a 3.3V nominal supply with ±5% tolerance. This value is factory-trimmed and specified in the DC Electrical Characteristics table of the official datasheet. The DS1708TEPA+ uses this threshold to assert RST and RST outputs when VCC falls below the lower limit, ensuring reliable reset behavior in 3.3V systems.
Does DS1708TEPA+ support both active-high and active-low reset outputs simultaneously?
Yes, DS1708TEPA+ provides two independent reset outputs: RST (active-high) and RST (active-low), both asserted concurrently during power-up, power-down, or pushbutton events. Each output meets CMOS voltage levels - RST sources ≥350µA at 2.4V, and RST sinks ≥10mA at 0.4V - enabling direct interface with diverse microcontrollers and FPGAs without level-shifting. This dual-output capability is intrinsic to the DS1708TEPA+ design and requires no configuration.
How does the NMI output of DS1708TEPA+ differ from the RST outputs in timing and function?
The NMI output of DS1708TEPA+ serves as an early warning signal, triggered when the IN pin voltage falls below 1.25V (±0.05V), typically 5–8µs before VCC drops below its trip point. It pulses low for ≥200µs, allowing firmware to initiate shutdown routines. In contrast, RST and RST activate only after VCC decay, with 130–285ms minimum pulse width. Thus, DS1708TEPA+'s NMI enables proactive response, while RST/RST enforce hard reset - complementary roles defined in the DS1708TEPA+ functional architecture.
Can DS1708TEPA+ monitor voltages higher than 3.3V using the IN pin?
Yes, DS1708TEPA+ can monitor voltages higher than 3.3V via the IN pin using an external resistor divider. The IN pin references an internal 1.25V bandgap, so for a target sense voltage (e.g., 12V), R1 and R2 values are calculated using VSENSE = (R2/(R1+R2)) × 1.25V. The DS1708TEPA+ datasheet provides the formula and example (e.g., 10kΩ R2 yields R1 = 26kΩ for 4.5V sense). Input current remains <1µA, preserving accuracy without loading the source.
Is DS1708TEPA+ pin-compatible with MAX707/MAX708 in 8-pin DIP packages?
Yes, DS1708TEPA+ is explicitly stated as pin-compatible with MAX707 and MAX708 in 8-pin DIP, SOIC, and µSOP packages. Pin assignments - including PBRST, VCC, GND, IN, RST, RST, NC, and NMI - match identically across all three devices. This allows DS1708TEPA+ to serve as a direct replacement in existing MAX707/MAX708 designs targeting 3.3V ±5% supervision, with no PCB layout changes required.
DS1708TEPA+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.08V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
DS1708TEPA+ FAQ
1.How can I place an order for DS1708TEPA+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1708TEPA+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1708TEPA+ reliable?
The price and inventory of DS1708TEPA+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1708TEPA+ is usually 5 days.
3.What payment methods are accepted for DS1708TEPA+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1708TEPA+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1708TEPA+?
DS1708TEPA+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1708TEPA+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1708TEPA+?
For technical support, including DS1708TEPA+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1708TEPA+ requirements.
6.How does Aetrix verify that DS1708TEPA+ is sourced from the original manufacturer or authorized distributors?
All DS1708TEPA+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1708TEPA+ meets industry standards.
7.What is the process for return or replacement of DS1708TEPA+?
All DS1708TEPA+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1708TEPA+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1708TEPA+ part is unused and in its original packaging.
Return procedure for DS1708TEPA+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1708TEPA+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

