Analog Devices Inc./Maxim Integrated DS1806-100+
- Part No.:
- DS1806-100+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Digital Potentiometers
- Package:
- -
- Datasheet:
-
DS1806-100+.pdf
- Description:
- IC POT DIG SEXTET 100K 20-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,311
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1806-100+ from Analog Devices (formerly Dallas Semiconductor) is a six-channel, digitally controlled, solid-state linear potentiometer with 100 kΩ end-to-end resistance per channel, 64-position resolution, ±0.5 LSB absolute linearity, and industrial temperature range (-40°C to +85°C). It serves as a precision analog adjustment element in programmable gain/attenuation circuits, sensor calibration paths, and mixed-signal trimming applications.
For engineers reviewing the DS1806-100+ datasheet, DS1806-100+ pinout, DS1806-100+ application, or DS1806-100+ equivalent, key selection considerations include its 3-wire serial interface with cascade capability, shared low-terminal architecture (L1–3 and L4–6), wiper resistance of 400–1000 Ω, and compatibility with 2.7–5.5 V supply rails.
Technical Context
The DS1806-100+ implements six independent 64-step resistor arrays, each controlled by an 8-bit register where bits 0–5 set wiper position and bits 6–7 enable "don't change" functionality. Its 48-bit I/O shift register supports LSB-first serial loading via RST/CLK/DIN with COUT for daisy-chaining.
Operation requires RST high to activate the 3-wire port; wipers power up at position 0 (LX). The device supports bidirectional read/write through optional feedback resistor configuration, enabling full 48-bit data loopback across cascaded units without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-End Resistance | 100 kΩ ±20% - defines full-scale analog range and load interaction in attenuator/gain networks |
| Wiper Resolution | 64 positions (6-bit effective) - enables 1.56% step granularity across total resistance |
| Absolute Linearity | ±0.5 LSB - ensures ≤0.78% voltage error relative to ideal tap position under DC conditions |
| Relative Linearity | ±0.25 LSB - guarantees monotonicity and <0.39% step-to-step voltage deviation |
| Supply Voltage Range | 2.7 V to 5.5 V - supports direct interfacing with 3.3 V and 5 V microcontrollers without level shifting |
| -3 dB Cutoff Frequency | 100 kHz - sets usable bandwidth limit for AC signal conditioning applications |
| Wiper Resistance | 400 Ω to 1000 Ω - impacts loading error when driving low-impedance loads; requires high-Z monitoring |
Pinout & Package
DS1806-100+ is packaged in a 20-pin DIP (300-mil) with through-hole mounting and standard 0.3-inch width. Pin numbering follows dual-in-line convention with pin 1 at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | Accepts 2.7–5.5 V; powers internal logic and resistor array biasing |
| RST | Serial port enable | Active-high control: rising edge initiates 3-wire communication window |
| DIN | Serial data input | LSB-first 48-bit wiper register load path; ignored unless RST = high |
| CLK | Serial clock input | Drives synchronous bit-shift on rising edge; max 10 MHz frequency |
| COUT | Cascade data output | Propagates shifted-out LSB after 50 ns delay; enables multi-device daisy-chain |
| H1–H6 | Potentiometer high terminals | Fixed endpoints of each 100 kΩ resistor ladder; connect to reference voltage or signal source |
| W1–W6 | Wiper outputs | Variable tap points; resistance to HX/LX varies with 6-bit position; 400–1000 Ω typical |
| L1–3 | Shared low terminal (Pots 1–3) | Common ground/reference node for first three channels; reduces PCB routing complexity |
| L4–6 | Shared low terminal (Pots 4–6) | Common ground/reference node for last three channels; enables dual-group referencing |
| GND | Analog/digital ground | Reference return for all signals and supply; must be low-impedance connection |
Key Features
| Feature | Design Value |
|---|---|
| 6-channel digital potentiometer | Integrates six independent 100 kΩ, 64-step resistive ladders in single 20-pin DIP package |
| 3-wire serial interface with cascade | Enables single MCU to configure/read up to N devices using only RST/CLK/DIN/COUT lines |
| "Don't change" register bits | Bits 6–7 in each 8-bit wiper register preserve existing positions while updating others-eliminates need to retransmit full 48-bit state |
| Industrial temperature rating | Guaranteed operation from -40°C to +85°C supports deployment in automotive, industrial, and outdoor electronics |
| Low wiper current rating | 1 mA maximum wiper current limits power dissipation and prevents thermal drift during active adjustment |
Applications
| Programmable Gain Amplifier Calibration | Multi-Sensor Offset Trimming |
|---|---|
Use Scenario: Precision op-amp circuits require fine-tuned feedback network ratios to meet gain accuracy specs across production batches and temperature. IC Role / Device Role / Timing Role: DS1806-100+ acts as digitally adjustable feedback resistor in non-inverting amplifier topology, replacing manual trimmer pots. Use Value: Enables factory calibration via MCU command; eliminates manual labor and improves repeatability; 100 kΩ value matches common op-amp impedance levels. | Use Scenario: Industrial sensor modules (e.g., pressure, temperature transducers) require individual zero-offset compensation before signal conditioning. IC Role / Device Role / Timing Role: DS1806-100+ provides six independent offset injection points-one per sensor channel-using wiper-to-ground configuration. Use Value: Shared L1–3 and L4–6 terminals reduce board space; 64-step resolution achieves sub-mV offset correction at 5 V full scale. |
| Audio Channel Balance Control | DC Power Supply Trim Network |
Use Scenario: Multi-channel audio equipment needs synchronized left/right volume or balance adjustment without mechanical controls. IC Role / Device Role / Timing Role: DS1806-100+ functions as dual-gang attenuator in line-level signal path, with H1/W1/L1–3 and H2/W2/L1–3 forming matched pair. Use Value: Cascadable interface allows single MCU to update both channels simultaneously; 100 kHz bandwidth preserves audio fidelity up to 10 kHz. | Use Scenario: Programmable DC-DC converters require precise feedback divider tuning to maintain output voltage accuracy over line/load/temperature. IC Role / Device Role / Timing Role: DS1806-100+ replaces fixed resistors in upper/lower feedback leg of voltage-mode controller IC. Use Value: 100 kΩ resistance minimizes current draw from feedback node; ±20% tolerance accommodated by digital calibration routine. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5206BRUZ-100 | 6-channel, 100 kΩ, SPI interface, 32-tap resolution, ±30% end-to-end tolerance | No cascade output; requires separate chip select per device in multi-unit systems | Preferred when SPI-native host interface exists and daisy-chaining is unnecessary |
| MCP42100-E/P | 6-channel, 100 kΩ, SPI interface, 257-tap resolution, ±20% tolerance, wiper resistance ~120 Ω | Lower wiper resistance enables higher current drive but reduced voltage headroom at extremes | Chosen for higher resolution needs and lower wiper resistance; lacks native cascade capability |
Compared with AD5206BRUZ-100 and MCP42100-E/P, the DS1806-100+ uniquely supports hardware daisy-chaining via COUT, simplifies multi-device wiring, and maintains consistent 64-step resolution with tighter absolute linearity (±0.5 LSB vs. ±1 LSB typical), making it optimal for synchronized analog trimming where inter-device coordination matters.
Availability
DS1806-100+ is available at Aetrix Electronics and suitable for programmable gain amplifiers, sensor calibration systems, audio balance networks, and DC power supply trim circuits requiring stable component supply, long-term obsolescence management, and industrial-grade reliability.
Supply support for DS1806-100+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Dallas Semiconductor in 2001 and maintains legacy product support including the DS1806 family. The company specializes in high-performance analog, mixed-signal, and digital signal processing technologies.
The DS1806-100+ belongs to the Digital Potentiometer product line, designed specifically for replacing mechanical trimmers in automated calibration, closed-loop control, and adaptive analog signal conditioning systems.
FAQ
What is the maximum clock frequency supported by the DS1806-100+ serial interface?
The DS1806-100+ supports a maximum CLK frequency of 10 MHz, as specified in its AC Electrical Characteristics table. This allows full 48-bit register updates in under 5 µs, enabling rapid recalibration cycles in real-time systems. Timing margins remain valid across the full -40°C to +85°C operating range and 2.7–5.5 V supply voltage window. The DS1806-100+ does not require external clock conditioning circuitry for compliant operation at this rate.
Does the DS1806-100+ support reading back wiper positions from the device?
Yes, the DS1806-100+ supports bidirectional communication via its COUT pin and optional feedback resistor configuration. When RST goes high, the LSB of potentiometer 1 appears on COUT and can be fed back to DIN through a 1–10 kΩ isolation resistor. After 48 clock cycles, the original 48-bit wiper state returns to the controller. This read-back capability is intrinsic to the DS1806-100+ architecture and requires no additional ICs or firmware overhead beyond standard serial timing.
How are the low-end terminals arranged on the DS1806-100+?
The DS1806-100+ uses grouped low-terminal architecture: pins L1–3 serve as the shared low-end connection for potentiometers 1, 2, and 3, while pins L4–6 serve potentiometers 4, 5, and 6. This design reduces pin count and PCB routing complexity versus fully independent terminals. Each group must be connected to a common reference (e.g., GND or bias voltage), and mixing groups within one potentiometer channel is not permitted. The DS1806-100+ datasheet confirms this mapping applies identically across all resistance versions including DS1806-100+.
Can the DS1806-100+ operate from a 3.3 V supply?
Yes, the DS1806-100+ operates reliably from a 3.3 V supply, as confirmed by its Recommended DC Operating Conditions table specifying VCC min = 2.7 V and max = 5.5 V. Input logic thresholds (VIH = 2.0 V min, VIL = 0.6 V max at 3.0 V ±10%) ensure clean interfacing with 3.3 V microcontrollers. Supply current remains within spec (ICC = 1.3–2.0 mA active, ISTBY = 12 µA), and all analog performance parameters-including linearity and wiper resistance-are guaranteed across this voltage range. The DS1806-100+ requires no external level-shifting components for 3.3 V system integration.
What is the purpose of the "don't change" bits in the DS1806-100+ wiper registers?
The "don't change" bits (bits 6 and 7) in each 8-bit wiper register allow selective update of individual potentiometers without disturbing others. When bits 6–7 = "11", the corresponding wiper position remains unchanged regardless of bits 0–5. This feature eliminates the need to read-modify-write the full 48-bit register, reducing bus traffic and preventing unintended changes during partial updates. It is a core architectural feature of the DS1806-100+ and directly enables efficient multi-channel trimming in dynamic systems.
DS1806-100+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- -
- Configuration:
- -
- Number of Circuits:
- -
- Number of Taps:
- -
- Resistance (Ohms):
- -
- Interface:
- -
- Memory Type:
- -
- Voltage - Supply:
- -
- Features:
- -
- Tolerance:
- -
- Temperature Coefficient (Typ):
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
- Operating Temperature:
- -
- Resistance - Wiper (Ohms) (Typ):
- -
DS1806-100+ FAQ
1.How can I place an order for DS1806-100+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1806-100+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1806-100+ reliable?
The price and inventory of DS1806-100+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1806-100+ is usually 5 days.
3.What payment methods are accepted for DS1806-100+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1806-100+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1806-100+?
DS1806-100+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1806-100+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1806-100+?
For technical support, including DS1806-100+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1806-100+ requirements.
6.How does Aetrix verify that DS1806-100+ is sourced from the original manufacturer or authorized distributors?
All DS1806-100+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1806-100+ meets industry standards.
7.What is the process for return or replacement of DS1806-100+?
All DS1806-100+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1806-100+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1806-100+ part is unused and in its original packaging.
Return procedure for DS1806-100+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1806-100+ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

