Analog Devices Inc./Maxim Integrated DS1814CR-5/T&R
- Part No.:
- DS1814CR-5/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
DS1814CR-5/T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:2,267
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1814CR-5/T&R from Maxim Integrated is a 5V microprocessor supervisory circuit in SOT-23-5 package, providing precision power monitoring (4.50–4.75 V trip), watchdog timer (1.12 s timeout), and pushbutton reset control with 140 ms minimum active-reset pulse width. It halts and restarts out-of-control microprocessors during power transients or software hangs in embedded industrial controllers.
For engineers reviewing the DS1814CR-5/T&R datasheet, DS1814CR-5/T&R pinout, DS1814CR-5/T&R application, or DS1814CR-5/T&R equivalent, key selection criteria include VCC trip accuracy (±5%), watchdog strobe timing compliance, pushbutton debounce behavior, and compatibility with 5V microcontroller reset logic requiring active-low RST and active-high RST outputs.
Technical Context
The DS1814CR-5/T&R implements a dual-reset architecture: Pin 1 delivers active-low RST, Pin 3 delivers active-high RST - both asserted for ≥140 ms after power-up, power-down, or pushbutton release. Its internal comparator uses a temperature-compensated reference to detect VCC falling below 4.50 V (min) with 10 mV hysteresis, ensuring reliable brownout detection across -40°C to +85°C.
The device integrates three independent supervision functions: (1) power monitor with 140 ms reset hold time post-recovery; (2) watchdog timer triggered by ST (Pin 4) transitions every ≤1.12 s; (3) PBRST (Pin 3 on 'A'/'C' variants) with hardware debouncing and 500 ns propagation delay from stable low to RST assertion. Watchdog disable is achieved by floating ST.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.50 V (min) to 4.75 V (typ), enabling precise 5V system brownout detection before processor malfunction |
| Reset Active Time | 140–280 ms, guaranteeing sufficient stabilization time for 5V microcontrollers post-power recovery |
| Watchdog Timeout | 1.12 s (min), requiring microcontroller strobe signal updates at least every 1.12 s to prevent unintended reset |
| Pushbutton Reset Delay | 500 ns max from PBRST stable low to RST assertion, supporting fast manual intervention without race conditions |
| Supply Current | 10–15 µA (typ), minimizing quiescent load on battery-backed or low-power 5V systems |
| Operating Temp | -40°C to +85°C, validated for industrial control environments without derating |
| Output Drive | 3.2–6 mA sink capability at 0.4 V, directly driving standard CMOS reset inputs without external buffers |
Pinout & Package
SOT-23-5 surface-mount package (2.9 mm × 1.6 mm × 1.1 mm), lead-free and RoHS-compliant, optimized for space-constrained PCB layouts in industrial and automotive control modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low open-drain or push-pull reset output; asserts during power failure, watchdog timeout, or pushbutton event |
| 2 | GND | Ground reference for all internal comparators, timers, and I/O; must be low-impedance connection to system ground plane |
| 3 | PBRST | Active-low pushbutton reset input; internally pulled up to VCC (50 kΩ typ); debounced and timed for ≥140 ms RST pulse |
| 4 | ST | Watchdog strobe input; requires edge transition every ≤1.12 s to prevent timeout; floating disables watchdog |
| 5 | VCC | 5V power supply input; powers internal reference, comparator, and reset logic; supports operation down to 1.0 V |
Key Features
| Feature | Design Value |
|---|---|
| Dual-reset outputs | Simultaneous active-low RST (Pin 1) and active-high RST (Pin 3) eliminate need for external inverters in mixed-logic systems |
| 140 ms minimum reset hold | Guarantees microcontroller core and peripherals fully stabilize before release, preventing boot failures in 5V systems |
| Hardware-debounced PBRST | Rejects <100 ns noise pulses and ensures clean 140 ms reset pulse even with mechanical switch bounce |
| Watchdog disable via ST float | Enables flexible deployment: watchdog active during firmware validation, disabled in production for deterministic timing |
| Valid RST down to 1.0 V VCC | Ensures controlled shutdown through full 5V → 0V power collapse, critical for data retention in nonvolatile memory systems |
Applications
| Industrial PLC Controller | Smart Energy Meter |
|---|---|
Use Scenario: Power grid voltage sags cause intermittent MCU lockup in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: DS1814CR-5/T&R monitors 5V rail and asserts RST within 30 µs of VCC drop below 4.50 V, forcing controlled reboot before corrupted I/O state propagates. Use Value: Prevents spurious relay actuation and maintains SIL-2 functional safety compliance via deterministic reset initiation. | Use Scenario: Tamper attempts or lightning-induced surges disrupt meter MCU operation during tariff switching or communication bursts. IC Role / Device Role / Timing Role: DS1814CR-5/T&R's watchdog (ST driven by UART TX line) detects firmware hang and triggers 140 ms RST pulse to restore secure bootloader execution. Use Value: Ensures accurate energy billing continuity and meets IEC 62056-21 tamper-resistance requirements without software overhead. |
| Automotive Body Control Module | Medical Infusion Pump Controller |
Use Scenario: Load dump events on 12V vehicle bus induce 5V regulator instability, causing transient brownout in BCM microcontroller. IC Role / Device Role / Timing Role: DS1814CR-5/T&R holds RST active for ≥140 ms after VCC recovers to 4.75 V, allowing CAN transceiver and EEPROM write cycles to complete safely. Use Value: Eliminates CAN bus error frames and preserves calibration data integrity during ISO 7637-2 pulse 5a transients. | Use Scenario: ESD discharge on front-panel buttons causes MCU freeze during dose delivery sequence in Class II medical devices. IC Role / Device Role / Timing Role: DS1814CR-5/T&R's PBRST pin accepts direct button connection and generates noise-immune 140 ms RST pulse upon release, initiating safe motor stop and alarm. Use Value: Meets IEC 60601-1-2 4th Ed. immunity requirements while reducing BOM count by replacing RC debounce network. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX823SESA+ | Single active-low reset output; no active-high RST or PBRST; 140 ms reset timeout; 4.63 V trip point | Lacks dual-reset and pushbutton support; suitable only for basic power-monitoring-only designs | Select when board layout prohibits SOT-23-5 footprint change and only RST assertion is required |
| TPS3808G15DBVR | Adjustable trip threshold (via external resistor); no integrated watchdog or PBRST; 1.5% accuracy; 35 µA quiescent current | Requires external components for pushbutton interface; no built-in watchdog strobe logic | Prefer for high-accuracy 5V monitoring where watchdog and manual reset are handled in firmware |
Compared with MAX823SESA+ and TPS3808G15DBVR, the DS1814CR-5/T&R uniquely integrates dual-reset outputs, hardware-debounced pushbutton input, and configurable watchdog in one SOT-23-5 package-reducing component count and PCB area while enabling robust fail-safe behavior in resource-constrained 5V systems.
Availability
DS1814CR-5/T&R is available at Aetrix Electronics and suitable for industrial PLC controllers, smart energy meters, automotive body control modules, and medical infusion pump controllers requiring stable component supply with guaranteed long-term availability.
Supply support for DS1814CR-5/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, automotive, and computing applications.
The DS1814CR-5/T&R belongs to Maxim's MicroMonitor family, engineered specifically for fail-safe microprocessor supervision in harsh environments where deterministic reset timing, noise immunity, and multi-function integration are critical.
FAQ
What is the exact VCC trip voltage range for DS1814CR-5/T&R?
The DS1814CR-5/T&R has a guaranteed VCC trip point of 4.50 V (minimum) to 4.75 V (typical), with ±5% tolerance as indicated by the "-5" suffix. This range ensures reliable detection of 5V supply brownout before microcontroller operation becomes unstable, and is validated across the full -40°C to +85°C operating temperature range. The DS1814CR-5/T&R uses an internal temperature-compensated reference to maintain this accuracy without external calibration.
Does DS1814CR-5/T&R provide both active-low and active-high reset outputs?
Yes, the DS1814CR-5/T&R provides two independent reset outputs: Pin 1 (RST) is active-low, and Pin 3 (RST) is active-high - both asserted simultaneously during power failure, watchdog timeout, or pushbutton event. This dual-output capability eliminates the need for external inverters in systems using mixed logic families, and is confirmed in the device's pin assignment table for the 'C' variant. The DS1814CR-5/T&R delivers these signals with guaranteed 140 ms minimum pulse width.
How does the watchdog function operate on DS1814CR-5/T&R, and can it be disabled?
The DS1814CR-5/T&R watchdog timer requires a transition on the ST pin (Pin 4) at least every 1.12 seconds to prevent timeout. If no transition occurs, it asserts RST and RST for 140 ms. The watchdog is disabled by leaving ST floating (high-impedance), as explicitly stated in the datasheet's Operation section. This behavior is verified for the 'C' variant, which supports both PBRST and ST functions. No external components are needed for disable functionality.
What is the purpose of the PBRST pin on DS1814CR-5/T&R, and how is it used?
The PBRST pin (Pin 3) on DS1814CR-5/T&R is an active-low pushbutton reset input with integrated hardware debouncing and timing. When the connected pushbutton is released from low, the DS1814CR-5/T&R generates a clean 140 ms minimum reset pulse on both RST outputs. Internal pull-up (50 kΩ typical) eliminates external resistors, and noise immunity rejects pulses <100 ns. This feature is specific to 'A' and 'C' variants, and the DS1814CR-5/T&R is confirmed as a 'C' variant per its marking code.
Is DS1814CR-5/T&R compatible with 3.3V microcontrollers?
No, the DS1814CR-5/T&R is a 5V-specific supervisory device with a 4.50–4.75 V trip point and absolute maximum VCC rating of 7.0 V. It is not designed for 3.3V systems. For 3.3V applications, the DS1819 series (e.g., DS1819R-5) is specified with 2.85–3.15 V trip points. Using DS1814CR-5/T&R with 3.3V logic may result in undetected brownout or improper reset assertion, as confirmed by the Recommended Operating Conditions table in the datasheet.
DS1814CR-5/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.625V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
DS1814CR-5/T&R FAQ
1.How can I place an order for DS1814CR-5/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1814CR-5/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1814CR-5/T&R reliable?
The price and inventory of DS1814CR-5/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1814CR-5/T&R is usually 5 days.
3.What payment methods are accepted for DS1814CR-5/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1814CR-5/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1814CR-5/T&R?
DS1814CR-5/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1814CR-5/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1814CR-5/T&R?
For technical support, including DS1814CR-5/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1814CR-5/T&R requirements.
6.How does Aetrix verify that DS1814CR-5/T&R is sourced from the original manufacturer or authorized distributors?
All DS1814CR-5/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1814CR-5/T&R meets industry standards.
7.What is the process for return or replacement of DS1814CR-5/T&R?
All DS1814CR-5/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1814CR-5/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1814CR-5/T&R part is unused and in its original packaging.
Return procedure for DS1814CR-5/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1814CR-5/T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

