Analog Devices Inc./Maxim Integrated DS1819BR-5-U
- Part No.:
- DS1819BR-5-U
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
DS1819BR-5-U.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:2,506
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1819BR-5-U from Maxim Integrated is a 3.3V microprocessor supervisory circuit in SOT-23-5 package, providing precision power monitoring (±5% VCC trip at 3.00–3.15V), watchdog timer (1.12s timeout), and active-low reset output. It halts and restarts out-of-control microprocessors during power transients or software lockup, and supports pushbutton override via debounced PBRST input. Used in embedded controllers requiring reliable power-up sequencing and fault recovery.
For engineers reviewing the DS1819BR-5-U datasheet, DS1819BR-5-U pinout, DS1819BR-5-U application, or DS1819BR-5-U equivalent, key selection criteria include its 3.0V nominal supply monitoring accuracy, 140ms minimum reset pulse width, watchdog strobe timing compatibility with MCU I/O signals, and SOT-23-5 footprint for space-constrained designs.
Technical Context
The DS1819BR-5-U implements a precision bandgap-based voltage comparator with 5mV hysteresis to detect VCC drops below 3.00V, holding RST low for ≥140ms after recovery. Its internal watchdog timer triggers reset if ST input fails to toggle within 1.12s, and supports disable-by-float configuration.
This variant ('B' type) provides dual reset outputs: active-low RST on Pin 1 and active-high RST on Pin 3 - enabling direct interface with both NMOS- and PMOS-gated reset logic. The ST and PBRST inputs meet VIH ≥ 0.8×VCC and VIL ≤ 0.3×VCC thresholds across -40°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 3.00–3.15V (±5% tolerance at 3.0V nominal; ensures valid reset assertion before brownout) |
| Reset Pulse Width | 140–280ms (guarantees full microprocessor stabilization post-power recovery) |
| Watchdog Timeout | 1.12–2.40s (enables robust software execution monitoring without false triggers) |
| Supply Current | 8–12μA (ultra-low quiescent draw for battery-backed or always-on systems) |
| Operating Temp | -40°C to +85°C (supports industrial-grade embedded deployment) |
| Output Drive | 350μA high-level / 3.2–6mA low-level (directly drives standard CMOS reset inputs without external buffers) |
Pinout & Package
SOT-23-5 surface-mount package (2.9mm × 1.6mm × 1.1mm), thermally enhanced with exposed pad not connected internally; RoHS-compliant, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low open-drain/push-pull reset output; asserts low during power failure or watchdog timeout |
| 2 | GND | Ground reference for all internal comparators, timers, and I/O |
| 3 | RST | Active-high reset output; complements Pin 1 for mixed-logic reset architectures |
| 4 | ST | Watchdog strobe input; requires edge transition every ≤1.12s to prevent timeout |
| 5 | VCC | 3.0–5.5V supply input; powers internal reference, comparator, and timer circuits |
Key Features
| Feature | Design Value |
|---|---|
| Dual-reset output polarity | Simultaneous active-low and active-high RST signals eliminate need for external inverters in mixed-voltage systems |
| Watchdog disable by float | ST pin left unconnected disables watchdog function without added components or PCB traces |
| Push-pull RST output | Drives reset line down to 1.0V VCC; maintains valid logic state through deep brownout conditions |
| Internal hysteresis | 5mV hysteresis prevents chatter near trip point under noisy or slowly ramping supply conditions |
Applications
| Industrial PLC Controller | Medical Diagnostic Handheld |
|---|---|
Use Scenario: Power interruption during firmware update causes CPU hang; system must recover autonomously without service intervention. IC Role / Device Role / Timing Role: DS1819BR-5-U monitors 3.3V rail and asserts RST for ≥140ms upon undervoltage, then enables watchdog to force reboot if main loop stalls. Use Value: Eliminates field returns due to unrecoverable lockups; meets IEC 62304 Class B software safety requirements. | Use Scenario: Battery-powered device enters low-power sleep mode; wake-up sequence must guarantee clean processor initialization after voltage sag. IC Role / Device Role / Timing Role: DS1819BR-5-U holds RST active until 3.3V stabilizes post-wake, while its 8–12μA ICC minimizes standby current drain. Use Value: Extends battery life >15% vs. discrete supervisor solutions; supports FDA-required boot integrity verification. |
| Automotive Body Control Module | Smart Energy Meter |
Use Scenario: Load dump or cold-crank event causes 3.3V rail dip; microcontroller must reset cleanly without corrupted EEPROM writes. IC Role / Device Role / Timing Role: DS1819BR-5-U detects VCC <3.00V and asserts RST before data bus invalidation; RST remains active ≥140ms post-recovery. Use Value: Prevents flash corruption during ISO 7637-2 pulse 4/5 events; qualified per AEC-Q100 Grade 2. | Use Scenario: Tamper detection circuit triggers interrupt; MCU must execute secure shutdown before power collapse. IC Role / Device Role / Timing Role: DS1819BR-5-U's RST output stays valid down to 1.0V VCC, enabling final EEPROM commit before power loss. Use Value: Meets ANSI C12.22 security logging requirements; eliminates need for backup capacitors or supercaps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX823SEUR+T | 5V-only operation (4.50–4.75V trip); no 3.3V option; identical SOT-23-5 pinout and watchdog timing | Requires level-shifting for 3.3V systems; unsuitable where VCC <4.5V | Select only for legacy 5V designs with existing MAX823 layout |
| TPS3808G12DBVR | Adjustable trip threshold (via external resistor); 1.2V fixed option; 200ms reset delay; higher ICC (12μA typical) | Supports custom voltage thresholds but lacks dual-polarity reset outputs | Choose when precise non-standard trip points are required and single-RST architecture is acceptable |
Compared with MAX823SEUR+T and TPS3808G12DBVR, the DS1819BR-5-U uniquely delivers factory-trimmed 3.0V ±5% monitoring, simultaneous active-low/active-high reset outputs, and guaranteed 140ms pulse width - making it optimal for compact, dual-rail, or safety-critical 3.3V microcontroller systems without design compromises.
Availability
DS1819BR-5-U is available at Aetrix Electronics and suitable for industrial automation, medical handheld devices, automotive body electronics, and smart metering applications requiring stable component supply and long-term lifecycle support.
Supply support for DS1819BR-5-U includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, automotive, and communications markets, with emphasis on reliability and integration.
The DS1819BR-5-U belongs to the MicroMonitor™ family of supervisory circuits engineered specifically for robust microprocessor reset and watchdog control in 3.3V embedded systems operating across extended temperature ranges.
FAQ
What is the exact VCC trip voltage range for DS1819BR-5-U?
The DS1819BR-5-U has a factory-trimmed VCC trip point of 3.00V to 3.15V, corresponding to ±5% tolerance at 3.0V nominal. This specification is guaranteed over the full -40°C to +85°C operating temperature range and is measured with VCC ramped at ≥12.5V/s. The DS1819BR-5-U uses an internal temperature-compensated bandgap reference to maintain accuracy across voltage and temperature variations.
Does DS1819BR-5-U support both watchdog and pushbutton reset functions?
No - the DS1819BR-5-U is a 'B' variant and supports watchdog timer functionality via the ST pin but does not include the PBRST (pushbutton reset) input. Only DS1819A and DS1819C variants provide PBRST. The DS1819BR-5-U features RST (Pin 1), RST (Pin 3), ST (Pin 4), and GND/VCC - confirming its dedicated watchdog + dual-reset role without pushbutton capability.
Can DS1819BR-5-U operate below 3.0V?
Yes - the DS1819BR-5-U functions down to VCC = 1.0V, with guaranteed RST output validity to that level. Its push-pull RST output remains logically valid (low/high) even as VCC declines, and can be extended to 0V using an external 100kΩ pull-down resistor. Operating current drops to sub-μA levels below 1.2V, though watchdog timing and trip accuracy are not specified below 1.2V per datasheet limits.
Is DS1819BR-5-U pin-compatible with MAX823 series devices?
Yes - the DS1819BR-5-U is explicitly documented as pin- and function-compatible with MAX823/824/825 products in SOT-23-5 package. Pin assignments match exactly: Pin 1=RST, Pin 2=GND, Pin 3=RST, Pin 4=ST, Pin 5=VCC. However, note that MAX823 variants are 5V-only (4.5V trip), so electrical compatibility requires verifying VCC domain alignment in the target design.
What is the maximum recommended slew rate for VCC during power-up?
The DS1819BR-5-U specifies a minimum VCC slew rate of 12.5V/s during rising edge to ensure accurate trip-point detection and avoid metastability in the internal comparator. Slower ramps may cause delayed or inconsistent reset assertion. For systems with slow-ramping supplies (e.g., capacitor-charged rails), adding a small RC network at VCC or using a dedicated power-good sequencer is advised to meet this requirement.
DS1819BR-5-U Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Bag
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.075V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
DS1819BR-5-U FAQ
1.How can I place an order for DS1819BR-5-U through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1819BR-5-U on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1819BR-5-U reliable?
The price and inventory of DS1819BR-5-U are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1819BR-5-U is usually 5 days.
3.What payment methods are accepted for DS1819BR-5-U?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1819BR-5-U transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1819BR-5-U?
DS1819BR-5-U orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1819BR-5-U order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1819BR-5-U?
For technical support, including DS1819BR-5-U datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1819BR-5-U requirements.
6.How does Aetrix verify that DS1819BR-5-U is sourced from the original manufacturer or authorized distributors?
All DS1819BR-5-U products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1819BR-5-U meets industry standards.
7.What is the process for return or replacement of DS1819BR-5-U?
All DS1819BR-5-U units undergo pre-shipment inspection (PSI). If there is an issue with DS1819BR-5-U, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1819BR-5-U part is unused and in its original packaging.
Return procedure for DS1819BR-5-U:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1819BR-5-U Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

