Analog Devices Inc./Maxim Integrated DS1831AS+T&R
- Part No.:
- DS1831AS+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1831AS+T&R.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,546
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1831AS+T&R from Maxim Integrated is a multisupply voltage monitor IC with integrated watchdog timer, designed to supervise 5V and 3.3V power rails plus two user-configurable analog inputs (IN1/IN2). It delivers open-drain RST5V and RST3.3V reset outputs with selectable 10ms/100ms/1s delays, precision 1.25V bandgap reference, and watchdog timeout triggered by ST input strobe failure. Used in embedded systems requiring reliable power sequencing and software fault detection.
For engineers reviewing the DS1831AS+T&R datasheet, DS1831AS+T&R pinout, DS1831AS+T&R application, or DS1831AS+T&R equivalent, key selection criteria include its dual-supply monitoring capability, watchdog timer integration (DS1831A variant), SO-16 150mil surface-mount package, -40°C to +85°C industrial temperature range, and tolerance-selectable trip points for both 5V and 3.3V rails.
Technical Context
The DS1831AS+T&R implements two independent voltage comparators referenced to a precision 1.25V temperature-compensated bandgap, enabling accurate monitoring of IN5V (trip range 4.00–4.75V) and IN3.3V (2.47–3.15V) with user-selectable tolerances (5%/10%/20%). Its internal power is autonomously drawn from the higher of IN5V or IN3.3V, requiring only ≥1.0V on either for basic output validity and ≥1.5V for full monitoring accuracy.
It integrates a watchdog timer with TDWD-controlled timeout (10ms/100ms/1s), strobed via ST input, and provides non-maskable interrupt outputs (NMI1 only - DS1831A lacks NMI2) that pulse low for ≥20µs when sensed voltages fall below 1.25V. Reset timing is fully configurable per rail using TOLx and TDx pins, and all open-drain outputs require external pull-ups.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | IN5V and IN3.3V - device powers itself from whichever is higher; ≥1.0V required for output validity, ≥1.5V for accurate monitoring |
| 5V Trip Voltage | 4.00–4.75V (selectable: 4.00V @ TOL5V float, 4.25V @ GND, 4.50V @ IN5V) |
| 3.3V Trip Voltage | 2.47–3.15V (selectable: 2.47V @ TOL3.3V float, 2.80V @ GND, 2.98V @ IN3.3V) |
| Reset Delay Options | 10ms / 100ms / 1000ms per rail (set by TD5V/TD3.3V logic level) |
| Watchdog Timeout | 10ms / 100ms / 1000ms (set by TDWD logic level; DS1831AS includes this function) |
| Operating Temperature | -40°C to +85°C - validated for industrial embedded applications without derating |
| Package | 16-pin SOIC (150mil width) - RoHS-compliant, tape-and-reel (T&R) format for automated assembly |
Pinout & Package
DS1831AS+T&R is supplied in a 16-pin SOIC (150mil body width, 1.27mm pitch), compatible with standard surface-mount reflow profiles. Pin functions are identical to DS1831A per Maxim's datasheet revision.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN5V | 5V supply input | Primary power source; used for internal bias and as reference for 5V monitoring |
| IN3.3V | 3.3V supply input | Secondary power source; device selects higher of IN5V/IN3.3V for internal operation |
| RST5V | 5V reset output | Open-drain active-low signal; held low during out-of-tolerance or manual reset |
| RST3.3V | 3.3V reset output | Open-drain active-low signal; independently timed and tolerant of different rail behavior |
| TOL5V / TOL3.3V | Tolerance select inputs | Set 5% (connected to respective supply), 10% (GND), or 20% (float) trip window at power-up |
| TD5V / TD3.3V | Reset time-delay select | Configure 10ms (GND), 100ms (float), or 1000ms (VCC) delay per rail |
| PBRST5V / PBRST3.3V | Manual reset inputs | Pull low ≥20µs to force corresponding RST output active; internally pulled up to associated supply |
| MPBRST | Master pushbutton input | Pull low ≥20µs to assert all resets and NMIs simultaneously; pulled up to higher of IN5V/IN3.3V |
| IN1 / IN2 | Analog sense inputs | Monitor external voltages via resistor dividers; trip at ~1.25V with 100µV hysteresis |
| NMI1 | Non-maskable interrupt 1 | Open-drain pulse low ≥20µs when IN1 falls below 1.25V; DS1831AS has only NMI1 (no NMI2) |
| WDS | Watchdog status output | Open-drain active-low pulse ≥100µs if ST input fails to toggle within TDWD-set timeout |
| ST | Watchdog strobe input | Accepts any logic transition (rising/falling); must be strobed before timeout to prevent WDS assertion |
| TDWD | Watchdog time-delay select | Configures watchdog timeout: GND=10ms, float=100ms, VCC=1000ms |
| GND | Ground reference | Common return for all internal circuitry and comparator references |
Key Features
| Feature | Design Value |
|---|---|
| Dual-supply monitoring with independent tolerance/time-delay configuration | Enables precise, rail-specific reset behavior without external logic or firmware intervention |
| Integrated watchdog timer with programmable timeout | Eliminates need for external watchdog IC; ST input connects directly to µP address/data/control lines |
| 1.25V precision bandgap reference with 100µV hysteresis | Ensures stable trip points across temperature and supply variation; supports accurate external voltage sensing |
| Open-drain outputs with internal pull-up biasing | Reduces external component count; PBRST pins self-bias to their associated supply voltage |
| Power-source autonomy (IN5V or IN3.3V) | Guarantees operation during asymmetric power sequencing or brownout conditions where one rail drops first |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Monitors 5V logic supply and 3.3V I/O interface rail during cold start and transient load switching. IC Role / Device Role / Timing Role: DS1831AS+T&R asserts RST5V and RST3.3V with independent 100ms delays to ensure FPGA configuration completes before peripheral initialization. Use Value: Prevents metastability in mixed-voltage domains by enforcing synchronized, rail-specific reset release timing. |
Use Scenario: Supervises isolated 5V analog front-end and 3.3V digital processing supply in portable ultrasound units. IC Role / Device Role / Timing Role: DS1831AS+T&R uses IN1 to monitor battery voltage via divider and triggers NMI1 to initiate graceful shutdown before critical undervoltage. Use Value: Enables deterministic power-fail response without CPU involvement, meeting IEC 62304 safety requirements. |
| Automotive Infotainment Head Unit | Telecom Base Station Management Card |
|
Use Scenario: Validates 5V MCU core supply and 3.3V CAN transceiver supply after ignition-on power ramp. IC Role / Device Role / Timing Role: DS1831AS+T&R configures TD5V=GND (10ms) and TD3.3V=float (100ms) to sequence reset release and avoid CAN bus arbitration conflicts. Use Value: Eliminates need for discrete RC timers or CPLD-based sequencing logic, reducing BOM cost and layout area. |
Use Scenario: Watches 5V management controller supply and 3.3V FPGA configuration rail while monitoring 12V backup battery via IN2. IC Role / Device Role / Timing Role: DS1831AS+T&R drives WDS from ST connected to FPGA clock domain and feeds WDS into PBRST5V to auto-reset on lockup. Use Value: Provides hardware-level fail-safe recovery for field-upgradable firmware, reducing remote service calls. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multisupply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6361KA29D3+T | Single 3.3V supervisor only; no 5V monitoring, no watchdog, no dual-sense inputs | Limited to single-rail systems; cannot replace DS1831AS+T&R in dual-supply designs | Select only if system uses only 3.3V and requires minimal footprint (SOT23-5) |
| TPS3808G33DBVR | Single 3.3V supervisor with adjustable delay; no 5V input, no watchdog, no analog sense inputs | Suitable for cost-sensitive 3.3V-only applications but lacks multisupply coordination | Use when DS1831AS+T&R functionality exceeds requirements and board space is constrained |
Compared with MAX6361KA29D3+T and TPS3808G33DBVR, DS1831AS+T&R uniquely integrates dual-rail supervision, watchdog timer, and two analog sense inputs in one SO-16 package - enabling consolidated power integrity management without external components or firmware overhead.
Availability
DS1831AS+T&R is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, automotive infotainment modules, and telecom infrastructure requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DS1831AS+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The DS1831AS+T&R belongs to Maxim's Micromonitor™ family of power-supply supervisors, engineered for robust, multi-rail voltage monitoring and fail-safe system recovery in mission-critical embedded applications.
FAQ
What is the primary function of the DS1831AS+T&R?
The DS1831AS+T&R is a multisupply voltage monitor IC that supervises both 5V and 3.3V power rails while providing independent reset outputs, a watchdog timer, and two analog sense inputs. It ensures reliable power-up sequencing, detects brownouts, and triggers hardware resets or interrupts - all within a single 16-pin SOIC package. Its design eliminates the need for multiple discrete supervisors in complex embedded systems.
Does the DS1831AS+T&R support both 5V and 3.3V monitoring simultaneously?
Yes, the DS1831AS+T&R monitors IN5V and IN3.3V concurrently using separate precision comparators. Each rail has dedicated TOL and TD pins to configure trip tolerance (5%/10%/20%) and reset delay (10ms/100ms/1s). The device draws internal power from whichever supply is higher, ensuring operation even during asymmetric power sequencing - a key capability confirmed in the DS1831AS+T&R datasheet.
How does the watchdog timer in the DS1831AS+T&R operate?
The DS1831AS+T&R watchdog timer asserts the WDS output low if the ST input fails to toggle within a timeout period set by TDWD (10ms/100ms/1000ms). Time-out begins when any RST output goes inactive (high), and each ST edge resets the timer. WDS is open-drain and typically connected to a PBRST input to trigger automatic system reset - a hardware-enforced recovery mechanism built into the DS1831AS+T&R.
Can the DS1831AS+T&R monitor voltages other than 5V and 3.3V?
Yes, the DS1831AS+T&R includes two additional analog inputs - IN1 and IN2 - each referenced to its internal 1.25V bandgap. By using external resistor dividers, users can scale higher voltages (e.g., 12V, 24V) down to the 1.25V trip point. When the divided voltage falls below 1.25V, NMI1 pulses low - enabling DS1831AS+T&R to supervise auxiliary supplies, battery levels, or sensor thresholds beyond its native 5V/3.3V rails.
What package and reel format does DS1831AS+T&R use?
The DS1831AS+T&R is supplied in a 16-pin SOIC package with 150mil body width and 1.27mm lead pitch, optimized for automated SMT assembly. The "+T&R" suffix indicates it is factory tape-and-reel packaged - standard for high-volume production. This package matches the pinout and thermal characteristics of the through-hole DS1831A DIP variant, allowing layout reuse across prototyping and production stages for DS1831AS+T&R.
DS1831AS+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 3.3V, 5V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 10ms; 100ms; 1,000ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1831AS+T&R FAQ
1.How can I place an order for DS1831AS+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1831AS+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1831AS+T&R reliable?
The price and inventory of DS1831AS+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1831AS+T&R is usually 5 days.
3.What payment methods are accepted for DS1831AS+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1831AS+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1831AS+T&R?
DS1831AS+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1831AS+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1831AS+T&R?
For technical support, including DS1831AS+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1831AS+T&R requirements.
6.How does Aetrix verify that DS1831AS+T&R is sourced from the original manufacturer or authorized distributors?
All DS1831AS+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1831AS+T&R meets industry standards.
7.What is the process for return or replacement of DS1831AS+T&R?
All DS1831AS+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1831AS+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1831AS+T&R part is unused and in its original packaging.
Return procedure for DS1831AS+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1831AS+T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

