Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc./Maxim Integrated DS1831B+

Name: DS1831B+
Brand: Analog Devices Inc./Maxim Integrated
SKU: DS1831B+
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DS1831B+

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Supervisors

Package:: 16-DIP (0.300", 7.62mm)

Datasheet:: DS1831B+.pdf

Description:: IC SUPERVISOR 4 CHANNEL 16DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,660

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DS1831B+ from Maxim Integrated is a multisupply voltage monitor IC that simultaneously supervises 5V and 3.3V power rails plus two user-configurable analog sense inputs (IN1/IN2), delivers open-drain 5V and 3.3V reset outputs with selectable 10ms/100ms/1s delays, and features a dedicated master pushbutton status output (PBST) for last-reset event tracking - used in industrial control systems requiring reliable multi-rail power sequencing and manual reset auditability.

For engineers reviewing the DS1831B+ datasheet, DS1831B+ pinout, DS1831B+ application, or DS1831B+ equivalent, this page provides verified functional specifications, validated pin roles, confirmed tolerance and delay configuration logic, and real-world use cases for dual-supply monitoring with pushbutton status feedback - critical for BOM validation and system-level reset architecture design.

Technical Context

The DS1831B+ uses an internal 1.25V temperature-compensated bandgap reference to compare IN5V, IN3.3V, IN1, and IN2 against programmable trip thresholds. Tolerance selection (5%/10%/20% for 3.3V; 5%/10%/15% for 5V) is set via TOL5V/TOL3.3V pin states at power-up, while reset hold times (10ms/100ms/1s) are configured by TD5V/TD3.3V logic levels.

Internal power is sourced from the higher of IN5V or IN3.3V (≥1.0V required for operation; ≥1.5V needed for accurate monitoring). The PBST output is an open-drain status flag that remains low after a master pushbutton reset until cleared by any subsequent non-master reset event - enabling deterministic reset source identification in field-deployed systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Inputs	IN5V (1.0–5.5V) and IN3.3V (1.0–5.5V); device draws power from higher rail - enables operation during asymmetric brownout conditions.
Reset Outputs	RST5V and RST3.3V, both open-drain, active-low; support external pull-ups to system VCC - ensures compatibility with mixed-voltage logic domains.
Trip Accuracy	IN5V trip: 4.00–4.75V (configurable); IN3.3V trip: 2.47–3.15V (configurable); ±100mV max deviation over -40°C to +85°C - guarantees robust margin against supply ripple.
Reset Delay Options	10ms / 100ms / 1000ms (min), selected per rail via TD5V/TD3.3V logic state - allows independent stabilization timing for 5V and 3.3V subsystems.
Pushbutton Status	PBST open-drain output asserts low only after MPBRST-triggered reset and remains low until next non-MPBRST reset - provides unambiguous firmware-accessible reset origin logging.
Operating Temp	-40°C to +85°C - qualified for industrial-grade embedded applications without derating.
Package	16-pin DIP (300mil) - through-hole mounting for prototyping, legacy board replacement, and high-reliability mechanical retention.

Pinout & Package

DS1831B+ is supplied in a 16-pin plastic DIP package (300mil width), with 0.3-inch row spacing and standard through-hole footprint compatible with IPC-7351B DIP-16_TH_300.

Pin/Terminal	Circuit Role	Design Meaning
1 IN3.3V	3.3V supply input	Primary power source or secondary supply rail; internal bias derived from higher of IN5V/IN3.3V - must be ≥1.0V for basic operation.
2 RST3.3V	3.3V reset output	Open-drain active-low signal; requires external pull-up; holds low for configured time after IN3.3V undervoltage or MPBRST activation.
3 TOL3.3V	Tolerance select for 3.3V rail	Logic level sets trip threshold: IN3.3V = 5%, GND = 10%, float = 20% - configures hysteresis and noise immunity at power-up only.
4 TD3.3V	Time-delay select for 3.3V reset	Logic level selects hold time: GND = 10ms, float = 100ms, VCC = 1000ms - determines minimum reset assertion duration post-fault recovery.
5 PBST	Pushbutton status output	Open-drain flag; low only after MPBRST event and remains low until next non-MPBRST reset - enables firmware-based root-cause analysis of reset events.
6 NMI1	Non-maskable interrupt 1	Open-drain output triggered when IN1 falls below 1.25V reference; pulses low ≥10µs - used for upstream voltage fault detection or custom sensor alerts.
7 NMI2	Non-maskable interrupt 2	Open-drain output triggered when IN2 falls below 1.25V reference; includes 100µV hysteresis - supports dual independent analog monitoring paths.
8 MPBRST	Master pushbutton reset input	Active-low manual reset; internally pulled up to higher of IN5V/IN3.3V via 100kΩ - forces all RST/NMI outputs active when asserted ≥20µs.
9 IN5V	5V supply input	Primary or secondary supply rail; powers internal circuitry if > IN3.3V; must be ≥1.0V for device functionality.
10 RST5V	5V reset output	Open-drain active-low signal; synchronized to IN5V fault detection and MPBRST; supports external pull-up to 5V or 3.3V domain.
11 TOL5V	Tolerance select for 5V rail	Logic level sets trip threshold: IN5V = 5%, GND = 10%, float = 15% - defines voltage margin before reset assertion.
12 TD5V	Time-delay select for 5V reset	Logic level selects hold time: GND = 10ms, float = 100ms, VCC = 1000ms - decouples 5V subsystem stabilization timing from 3.3V behavior.
13 PBRST5V	5V-specific pushbutton input	Active-low manual reset for RST5V only; internally pulled up to IN5V via 100kΩ - enables targeted 5V subsystem reset without affecting 3.3V domain.
14 IN1	User-configurable sense input 1	Monitored against 1.25V reference; supports resistor-divider scaling for custom trip points (e.g., 11.5V via R1/R2 network) - extends supervision beyond fixed rails.
15 IN2	User-configurable sense input 2	Monitored against same 1.25V reference; independent of IN1; enables dual-point analog supervision (e.g., battery voltage + auxiliary supply).
16 GND	Ground reference	Common return path for all inputs, outputs, and internal circuitry - must be low-impedance connection to avoid trip point drift.

Key Features

Feature	Design Value
Dual-rail reset supervision	Independent 5V and 3.3V monitoring with separate tolerance and delay configuration - eliminates need for discrete supervisors per rail.
Master pushbutton status (PBST)	Dedicated open-drain output that latches MPBRST origin - removes requirement for external flip-flops or GPIO polling to distinguish manual vs. power-fault resets.
Configurable trip tolerances	Three tolerance options per rail (5%/10%/20% for 3.3V; 5%/10%/15% for 5V) set by simple pin strapping - avoids firmware or EEPROM configuration overhead.
Programmable reset hold times	10ms/100ms/1s delays per rail via TD pin logic levels - supports staggered power-up sequencing across heterogeneous subsystems.
Two analog sense inputs (IN1/IN2)	Referenced to precision 1.25V bandgap; supports resistor-divider scaling for custom voltage thresholds - replaces external comparators in battery-backed or auxiliary rail monitoring.
Robust noise immunity	100µV comparator hysteresis and 2µs minimum pulse rejection - prevents false NMI generation from supply transients or EMI.

Applications

Industrial PLC Controller	Medical Diagnostic Equipment
Use Scenario: A programmable logic controller with separate 5V FPGA core, 3.3V I/O bank, and 12V motor driver supply requires coordinated reset sequencing and manual reset traceability during field service. IC Role / Device Role / Timing Role: DS1831B+ monitors IN5V and IN3.3V, asserts RST5V/RST3.3V with 100ms delays, and logs MPBRST events via PBST - ensuring deterministic startup order and service technician accountability. Use Value: Eliminates risk of partial initialization due to mismatched rail stabilization times and provides auditable evidence of operator-initiated resets for regulatory compliance logs.	Use Scenario: Portable ultrasound unit with battery-backed 3.3V microcontroller, 5V analog front-end, and 1.8V ADC supply needs fail-safe power monitoring and tamper-evident manual reset capability. IC Role / Device Role / Timing Role: DS1831B+ supervises IN5V and IN3.3V rails, uses IN1 to monitor battery voltage via divider, and flags MPBRST via PBST - enabling safe shutdown and forensic reset diagnostics. Use Value: Prevents corrupted image acquisition during brownout by holding resets until both rails stabilize, while PBST output confirms whether reset was initiated by clinician or power event.
Telecom Base Station Shelf	Automotive Infotainment Head Unit
Use Scenario: Carrier-grade base station shelf with hot-swap 5V backplane and isolated 3.3V management processor requires rail-specific reset timing and reset source identification for remote diagnostics. IC Role / Device Role / Timing Role: DS1831B+ applies 10ms delay to RST5V (fast backplane stabilization) and 100ms delay to RST3.3V (processor boot sequence), with PBST reporting MPBRST events over I²C-connected microcontroller. Use Value: Enables precise timing alignment between hardware power-up and firmware execution, while PBST data feeds into remote fault-reporting database for predictive maintenance.	Use Scenario: In-vehicle infotainment system with 5V USB-C PD input, 3.3V SoC domain, and 12V ignition-sensed supply must survive load-dump transients and support service-mode manual reset with origin logging. IC Role / Device Role / Timing Role: DS1831B+ monitors IN5V and IN3.3V, uses IN2 to sense ignition voltage, and asserts PBST on MPBRST - providing transient-immune supervision and service technician verification. Use Value: Guarantees clean SoC reset during engine cranking-induced dips, while PBST output validates authorized service intervention versus spontaneous failure.

Industrial PLC Controller

Medical Diagnostic Equipment

Use Scenario: A programmable logic controller with separate 5V FPGA core, 3.3V I/O bank, and 12V motor driver supply requires coordinated reset sequencing and manual reset traceability during field service.

IC Role / Device Role / Timing Role: DS1831B+ monitors IN5V and IN3.3V, asserts RST5V/RST3.3V with 100ms delays, and logs MPBRST events via PBST - ensuring deterministic startup order and service technician accountability.

Use Value: Eliminates risk of partial initialization due to mismatched rail stabilization times and provides auditable evidence of operator-initiated resets for regulatory compliance logs.

Use Scenario: Portable ultrasound unit with battery-backed 3.3V microcontroller, 5V analog front-end, and 1.8V ADC supply needs fail-safe power monitoring and tamper-evident manual reset capability.

IC Role / Device Role / Timing Role: DS1831B+ supervises IN5V and IN3.3V rails, uses IN1 to monitor battery voltage via divider, and flags MPBRST via PBST - enabling safe shutdown and forensic reset diagnostics.

Use Value: Prevents corrupted image acquisition during brownout by holding resets until both rails stabilize, while PBST output confirms whether reset was initiated by clinician or power event.

Telecom Base Station Shelf

Automotive Infotainment Head Unit

Use Scenario: Carrier-grade base station shelf with hot-swap 5V backplane and isolated 3.3V management processor requires rail-specific reset timing and reset source identification for remote diagnostics.

IC Role / Device Role / Timing Role: DS1831B+ applies 10ms delay to RST5V (fast backplane stabilization) and 100ms delay to RST3.3V (processor boot sequence), with PBST reporting MPBRST events over I²C-connected microcontroller.

Use Value: Enables precise timing alignment between hardware power-up and firmware execution, while PBST data feeds into remote fault-reporting database for predictive maintenance.

Use Scenario: In-vehicle infotainment system with 5V USB-C PD input, 3.3V SoC domain, and 12V ignition-sensed supply must survive load-dump transients and support service-mode manual reset with origin logging.

IC Role / Device Role / Timing Role: DS1831B+ monitors IN5V and IN3.3V, uses IN2 to sense ignition voltage, and asserts PBST on MPBRST - providing transient-immune supervision and service technician verification.

Use Value: Guarantees clean SoC reset during engine cranking-induced dips, while PBST output validates authorized service intervention versus spontaneous failure.

Equivalent & Alternatives

The following parts are listed as comparable options for similar multisupply monitoring applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
DS1831BS+	Same functionality and pinout, but in 16-pin SOIC (150mil) surface-mount package - no through-hole mounting support.	Preferred for automated PCB assembly and space-constrained designs; not suitable for hand-soldered prototypes or legacy DIP sockets.	Select DS1831BS+ only when board layout mandates SOIC footprint and reflow compatibility is required.
MAX6369ESA+	Single 3.3V supervisor with watchdog and manual reset; lacks dual-rail monitoring, IN1/IN2 inputs, and PBST output - no direct replacement for multi-supply oversight.	Applicable only for 3.3V-only systems requiring watchdog timeout; cannot replace DS1831B+ in 5V+3.3V architectures without adding external components.	Choose MAX6369ESA+ only for cost-sensitive, single-rail applications where PBST and dual-supply supervision are unnecessary.

Compared with DS1831BS+, the DS1831B+ offers identical electrical behavior but enables through-hole assembly and socket-based testing; compared with MAX6369ESA+, it delivers full dual-rail supervision, two analog sense channels, and unique pushbutton origin tracking - making it irreplaceable in systems requiring comprehensive, auditable power management.

Availability

DS1831B+ is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, telecom infrastructure, and automotive electronics requiring stable component supply, long-term lifecycle support, and traceable sourcing for safety-critical designs.

Supply support for DS1831B+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.

The DS1831B+ belongs to Maxim's Micromonitor™ family of power-supervisory ICs, designed specifically for robust, configurable multi-rail voltage monitoring in harsh environments where reliability, configurability, and diagnostic visibility are mandatory.

FAQ

What is the function of the PBST pin on the DS1831B+?

The PBST pin on the DS1831B+ is an open-drain pushbutton status output that asserts low only after a master pushbutton reset (MPBRST) event and remains low until cleared by any subsequent non-MPBRST reset. This provides unambiguous firmware-accessible identification of reset origin, distinguishing operator-initiated resets from power-fault events - a capability absent in DS1831 and DS1831A variants. The DS1831B+ PBST output requires an external pull-up resistor (typically 10kΩ) to maintain a valid high state when inactive.

How does the DS1831B+ determine its internal power source?

The DS1831B+ draws internal operating current from the higher of the IN5V or IN3.3V supply inputs - whichever voltage exceeds the other at any given time. This architecture ensures continuous operation even during asymmetric brownout conditions where one rail collapses before the other. Both IN5V and IN3.3V must remain ≥1.0V for basic functionality, and ≥1.5V for accurate voltage monitoring. The DS1831B+ does not require a separate VCC pin, simplifying power routing and improving fault tolerance in multi-supply systems.

Can the DS1831B+ monitor voltages other than 5V and 3.3V?

Yes, the DS1831B+ includes two dedicated analog sense inputs - IN1 and IN2 - each referenced to an internal 1.25V precision bandgap. By using external resistor dividers, these pins can monitor arbitrary voltages (e.g., 12V battery, 24V auxiliary supply) and trigger NMI1 or NMI2 interrupts when thresholds are breached. For example, a 11.5V trip point can be achieved with R1 = 820kΩ and R2 = 100kΩ. This capability extends the DS1831B+ beyond fixed-rail supervision into custom power-domain monitoring without adding external comparators.

What are the valid configurations for reset time delay on the DS1831B+?

The DS1831B+ supports three reset hold-time configurations per monitored rail (5V and 3.3V), selected independently via TD5V and TD3.3V pins: logic low (GND) yields 10ms minimum delay, floating yields 100ms minimum delay, and logic high (VCC) yields 1000ms minimum delay. These delays begin after the associated supply returns to tolerance and ensure sufficient stabilization time before releasing the reset. All delay settings are latched at power-up and cannot be changed dynamically - requiring hardware-level design decisions during schematic capture for the DS1831B+.

How does the DS1831B+ differ from the DS1831A+ and standard DS1831+?

The DS1831B+ replaces the 3.3V pushbutton reset input (PBRST3.3V) found in the standard DS1831+ with a dedicated PBST (pushbutton status) output, enabling reset-origin tracking. In contrast, the DS1831A+ replaces the master pushbutton and one comparator with a watchdog timer (WDS/ST) and watchdog status output - sacrificing PBST and manual reset flexibility for software supervision. Thus, the DS1831B+ is uniquely suited for applications requiring auditable manual intervention, while DS1831A+ targets firmware-watchdog use cases and DS1831+ serves general dual-rail monitoring without advanced diagnostics.

DS1831B+ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: MicroMonitor™

Package/Case:: 16-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Type:: Multi-Voltage Supervisor

Number of Voltages Monitored:: 4

Voltage - Threshold:: 3.3V, 5V, Adj, Adj

Output:: Open Drain or Open Collector

Reset:: Active Low

Reset Timeout:: 10ms; 100ms; 1,000ms Minimum

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-PDIP

DS1831B+ FAQ

1.How can I place an order for DS1831B+ through Aetrix?

Please submit a Request for Quotation (RFQ) for DS1831B+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DS1831B+ reliable?

The price and inventory of DS1831B+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1831B+ is usually 5 days.

3.What payment methods are accepted for DS1831B+?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1831B+ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DS1831B+?

DS1831B+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DS1831B+ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DS1831B+?

For technical support, including DS1831B+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1831B+ requirements.

6.How does Aetrix verify that DS1831B+ is sourced from the original manufacturer or authorized distributors?

All DS1831B+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1831B+ meets industry standards.

7.What is the process for return or replacement of DS1831B+?

All DS1831B+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1831B+, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DS1831B+ part is unused and in its original packaging.

Return procedure for DS1831B+:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…