My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1831BS
- Part No.:
- DS1831BS
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1831BS.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,948
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1831BS from Maxim Integrated is a multisupply voltage monitor IC that simultaneously supervises 5V and 3.3V power rails plus two user-configurable analog sense inputs (IN1, IN2), delivers open-drain reset outputs (RST5V, RST3.3V) with selectable 10ms/100ms/1s delays, and provides pushbutton status output (PBST) for last-reset source tracking in embedded systems requiring robust power sequencing and fault logging.
For engineers reviewing the DS1831BS datasheet, DS1831BS pinout, DS1831BS application, or DS1831BS equivalent, this device supports dual-supply monitoring with tolerance configuration via TOL5V/TOL3.3V pins, manual reset override via PBRST5V/PBRST3.3V, master pushbutton status reporting via PBST, and operation across -40°C to +85°C - critical for industrial control, telecom infrastructure, and medical equipment power management.
Technical Context
The DS1831BS uses an internal 1.25V temperature-compensated bandgap reference to compare IN5V, IN3.3V, IN1, and IN2 against programmable trip thresholds. Its dual TOL inputs set 5% (VCC-tied), 10% (GND-tied), or 20% (floating) tolerance on the 3.3V rail and 5%–15% on the 5V rail, while TD5V/TD3.3V select reset hold times of 10ms, 100ms, or 1s after out-of-tolerance recovery.
Internal power is drawn from the higher of IN5V or IN3.3V (≥1.0V required for operation; ≥1.5V for accurate monitoring). The PBST output is an open-drain signal indicating whether the most recent reset was triggered by the master pushbutton (MPBRST), and remains latched until cleared by another non-master reset event.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | IN5V (1.0–5.5V) and IN3.3V (1.0–5.5V); device powers from higher rail |
| Reset Outputs | RST5V and RST3.3V: open-drain, active-low, with user-selectable 10ms/100ms/1s hold time |
| Tolerance Configuration | TOL5V/TOL3.3V: set 5%/10%/15% (5V) or 5%/10%/20% (3.3V) trip point accuracy |
| Sense Inputs | IN1 and IN2: referenced to 1.25V internal bandgap; support external resistor dividers for custom trip voltages |
| Pushbutton Status | PBST: open-drain latched output indicating MPBRST-triggered reset; requires external pull-up |
| Operating Temperature | -40°C to +85°C - validated for industrial-grade thermal environments |
| Package | 16-pin SOIC (150mil width), RoHS-compliant, surface-mount compatible |
Pinout & Package
DS1831BS is housed in a 16-pin SOIC package (150mil width, 1.27mm pitch), optimized for high-density PCB layouts and automated assembly. Pin functions are identical to the DS1831B DIP variant, with no functional deviation between packages.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN5V | 5V supply input | Primary power source; used for internal bias and as reference for RST5V monitoring |
| IN3.3V | 3.3V supply input | Secondary power source; contributes to internal VCC generation and RST3.3V monitoring |
| RST5V | 5V reset output | Open-drain active-low signal asserting processor reset when IN5V falls outside tolerance |
| RST3.3V | 3.3V reset output | Open-drain active-low signal asserting reset when IN3.3V falls outside tolerance |
| TOL5V | 5V tolerance select | Configures IN5V trip point: VCC = 5%, GND = 10%, float = 15% tolerance |
| TOL3.3V | 3.3V tolerance select | Configures IN3.3V trip point: VCC = 5%, GND = 10%, float = 20% tolerance |
| TD5V | 5V reset delay select | Sets RST5V hold time: GND = 10ms, float = 100ms, VCC = 1s after recovery |
| TD3.3V | 3.3V reset delay select | Sets RST3.3V hold time: GND = 10ms, float = 100ms, VCC = 1s after recovery |
| PBRST5V | 5V pushbutton reset input | Manual low-active trigger for RST5V; internally pulled up to IN5V via 100kΩ |
| PBRST3.3V | 3.3V pushbutton reset input | Manual low-active trigger for RST3.3V; internally pulled up to IN3.3V via 100kΩ |
| MPBRST | Master pushbutton reset input | Low-active trigger forcing all resets/NMIs active; pulled up to higher of IN5V/IN3.3V |
| PBST | Pushbutton status output | Open-drain latched indicator: low = last reset originated from MPBRST |
| IN1 / IN2 | Configurable sense inputs | Monitor external voltages via resistor dividers; trip at 1.25V ±100µV hysteresis |
| NMI1 / NMI2 | Non-maskable interrupt outputs | Open-drain pulses (min. 10µs) when IN1/IN2 fall below 1.25V; used for fault alerts |
| GND | Ground reference | Common return path for all analog and digital circuitry; must be low-impedance |
Key Features
| Feature | Design Value |
|---|---|
| Dual-supply monitoring with independent tolerance and delay control | Enables precise, application-specific reset behavior for both 5V and 3.3V rails without external logic |
| Two configurable analog sense inputs (IN1, IN2) | Supports monitoring of auxiliary supplies (e.g., 12V, -5V) using simple resistor dividers referenced to 1.25V |
| Latched pushbutton status output (PBST) | Provides deterministic fault root-cause identification in field-deployed systems without software intervention |
| Internal 1.25V temperature-compensated reference | Ensures stable trip points across -40°C to +85°C without external precision references or calibration |
| 16-pin SOIC (150mil) package | Reduces board area vs. DIP while maintaining full pin compatibility and thermal performance for industrial use |
Applications
| Industrial PLC Controllers | Telecom Line Cards |
|---|---|
|
Use Scenario: Power sequencing and brownout detection in modular I/O backplanes with mixed 5V/3.3V logic and isolated sensor interfaces. IC Role / Device Role / Timing Role: DS1831BS monitors primary 5V system rail and auxiliary 3.3V FPGA core supply, asserts synchronized resets, and logs MPBRST-initiated service events via PBST. Use Value: Prevents partial initialization during voltage sag and enables maintenance teams to distinguish operator-triggered resets from power-fault events. |
Use Scenario: Redundant power supervision in carrier-grade line cards where hot-swap modules require deterministic reset coordination. IC Role / Device Role / Timing Role: DS1831BS supervises main 5V and standby 3.3V rails, uses IN1 to monitor -48V DC-DC converter output, and generates sequenced RST5V/RST3.3V with 100ms hold time. Use Value: Eliminates race conditions during power-up and ensures firmware boots only after all rails stabilize within spec. |
| Medical Diagnostic Equipment | Automotive Test Benches |
|
Use Scenario: Fault-tolerant power management in portable ultrasound units with battery-backed 3.3V logic and high-voltage transducer drivers. IC Role / Device Role / Timing Role: DS1831BS monitors battery-derived 3.3V and switched 5V rails, uses NMI1 to detect analog front-end overvoltage, and signals reset origin via PBST for regulatory audit logs. Use Value: Meets IEC 62304 Class C software safety requirements by providing hardware-traceable reset causality. |
Use Scenario: ECU validation rigs requiring reliable power cycling and reset source verification during CAN bus interoperability testing. IC Role / Device Role / Timing Role: DS1831BS supervises test-bench 5V microcontroller supply and 3.3V interface logic, with PBST connected to host controller GPIO to log manual vs. power-fault resets. Use Value: Accelerates debug cycles by eliminating ambiguity in test failure root cause - e.g., distinguishing ECU firmware hang from lab power glitch. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multisupply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1831B | DIP package (300mil), identical electrical functionality and pinout; lacks surface-mount compatibility | Preferred for through-hole prototyping or legacy board rework where SOIC footprint is unavailable | Select DS1831B only when manual assembly or socket-based testing is required; DS1831BS offers superior manufacturability. |
| MAX6369ESA+ | Single 3.3V/5V monitor with fixed 200ms reset timeout; no PBST, IN1/IN2, or tolerance configuration | Suitable for cost-sensitive designs needing basic dual-rail reset without diagnostics or flexibility | Choose MAX6369ESA+ only if PBST latching, dual sense inputs, and programmable tolerance/delay are unnecessary. |
Compared with DS1831B, DS1831BS delivers identical supervision features in a space-saving SOIC package ideal for volume production; versus MAX6369ESA+, DS1831BS adds diagnostic visibility (PBST), configurability (TOL/TD), and expanded monitoring (IN1/IN2), making it appropriate for systems demanding field-serviceability and design scalability.
Availability
DS1831BS is available at Aetrix Electronics and suitable for industrial automation, telecom infrastructure, and medical electronics requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for DS1831BS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for demanding industrial, automotive, and communications applications.
The DS1831BS belongs to Maxim's Micromonitor™ family of power-supervisory ICs, engineered specifically for systems with multiple voltage domains requiring coordinated reset sequencing, fault logging, and wide-temperature reliability.
FAQ
What is the function of the PBST pin on the DS1831BS?
The PBST pin on the DS1831BS is an open-drain latched output that indicates whether the most recent reset event was initiated by the master pushbutton (MPBRST). It remains low until cleared by any subsequent non-master reset (e.g., power fault or sense-input NMI), enabling hardware-level root-cause tracking without firmware involvement. This behavior is confirmed in the DS1831B/DS1831BS datasheet section "OPERATION-PUSHBUTTON STATUS" and applies identically to DS1831BS.
Does the DS1831BS support monitoring of voltages other than 5V and 3.3V?
Yes, the DS1831BS supports monitoring of additional voltages via its two dedicated sense inputs, IN1 and IN2. Each compares an externally divided voltage against the internal 1.25V bandgap reference, allowing custom trip points (e.g., 12V, 24V, or negative rails) using resistor dividers. The DS1831BS datasheet confirms this capability in the "OPERATION-NON-MASKABLE INTERRUPT" section and Figure 9, where VSENSE1 and VSENSE2 are derived from external divider networks feeding IN1 and IN2.
How are reset timeout durations configured on the DS1831BS?
Reset timeout durations for RST5V and RST3.3V on the DS1831BS are set independently using the TD5V and TD3.3V pins: connecting each to GND selects 10ms, leaving it floating selects 100ms, and tying it to VCC selects 1s. These settings are sampled at power-up and remain fixed until the next power cycle. This configuration method is explicitly defined in Table 1 ("TD INPUTS/RESET AND WATCHDOG TIME-DELAYS") and verified across DS1831/A/B revision history.
What is the minimum supply voltage required for DS1831BS operation?
The DS1831BS requires at least one of IN5V or IN3.3V to be ≥1.0V to maintain valid output states; however, accurate voltage monitoring requires at least one supply to be ≥1.5V. Below 1.5V, all outputs remain active (low), and comparators are disabled until valid supply conditions are restored. This dual-threshold behavior is specified in the "OUTPUT VALID CONDITIONS" section of the DS1831BS datasheet and confirmed in Absolute Maximum Ratings and Recommended Operating Conditions tables.
Can the DS1831BS replace the DS1831A or DS1831S in an existing design?
No - the DS1831BS is not a functional replacement for DS1831A (which includes watchdog timer and WDS/ST pins) or DS1831S (which lacks PBST and NMI2). DS1831BS provides pushbutton status (PBST) and dual NMIs but omits watchdog functionality. Pin compatibility exists only within the DS1831B/DS1831BS variant pair. Substituting across variants risks missing critical features or encountering pin conflicts, as confirmed by distinct pin assignments in Figures 1–3 of the DS1831/A/B datasheet.
DS1831BS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 3.3V, 5V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 10ms; 100ms; 1,000ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1831BS FAQ
1.How can I place an order for DS1831BS through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1831BS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1831BS reliable?
The price and inventory of DS1831BS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1831BS is usually 5 days.
3.What payment methods are accepted for DS1831BS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1831BS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1831BS?
DS1831BS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1831BS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1831BS?
For technical support, including DS1831BS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1831BS requirements.
6.How does Aetrix verify that DS1831BS is sourced from the original manufacturer or authorized distributors?
All DS1831BS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1831BS meets industry standards.
7.What is the process for return or replacement of DS1831BS?
All DS1831BS units undergo pre-shipment inspection (PSI). If there is an issue with DS1831BS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1831BS part is unused and in its original packaging.
Return procedure for DS1831BS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1831BS Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
