My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1831BS+T&R
- Part No.:
- DS1831BS+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1831BS+T&R.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,092
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1831BS+T&R from Maxim Integrated is a multisupply voltage monitor IC with dual open-drain reset outputs (RST5V, RST3.3V), two user-configurable sense inputs (IN1, IN2), non-maskable interrupt outputs (NMI1, NMI2), and master pushbutton reset (MPBRST). It monitors 5V and 3.3V supplies with selectable tolerances (5%/10%/20%) and reset delays (10ms/100ms/1s), operates from −40°C to +85°C, and draws internal power from the higher of IN5V or IN3.3V - ideal for embedded systems requiring robust power sequencing and fault detection.
For engineers reviewing the DS1831BS+T&R datasheet, DS1831BS+T&R pinout, DS1831BS+T&R application, or DS1831BS+T&R equivalent, this page delivers verified technical context, exact pin functions, tolerance- and delay-select logic, NMI comparator behavior, and validated alternatives - all specific to the DS1831B variant in 16-pin SOIC (150mil) tape-and-reel packaging.
Technical Context
The DS1831BS+T&R implements two independent voltage comparators referenced to a precision 1.25V temperature-compensated bandgap, enabling accurate monitoring of IN5V (trip range: 4.00–4.75V) and IN3.3V (2.47–3.15V) with user-selectable tolerance via TOL5V/TOL3.3V pins. Reset timing is configured per supply using TD5V/TD3.3V (10ms/100ms/1s), and internal operation is powered from the higher of IN5V or IN3.3V - both must exceed 1.0V for basic output validity, with ≥1.5V required for accurate sensing.
As the DS1831B variant, it replaces the DS1831's PBRST3.3V input with PBST - an open-drain pushbutton status output that latches low after a master pushbutton reset and clears only upon subsequent non-master reset events. It retains dual NMI outputs with 100µV hysteresis and 2µs noise immunity, but omits watchdog functionality (present only in DS1831A).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Monitoring | Simultaneous 5V and 3.3V supply monitoring with independent trip points and tolerances |
| Reset Outputs | Two open-drain RST5V and RST3.3V outputs, each with user-selectable delay (10ms/100ms/1s) |
| Tolerance Selection | TOL5V/TOL3.3V pins set 5%/10%/15% (5V) or 5%/10%/20% (3.3V) trip window at power-up |
| Sense Inputs | IN1 and IN2 monitor external voltages via resistor dividers; trip at 1.15–1.30V referenced to internal 1.25V |
| Operating Temp | −40°C to +85°C industrial temperature range, validated across full voltage and timing specs |
| Package | 16-pin SOIC (150mil), tape-and-reel (T&R) - RoHS-compliant, JEDEC-standard footprint |
| Power Source | Internal bias derived from higher of IN5V or IN3.3V; device functional if either ≥1.0V |
Pinout & Package
DS1831BS+T&R is supplied in a 16-pin SOIC package (150mil width, JEDEC MS-012AC), with gull-wing leads and standard thermal pad layout. Pin 1 is marked by notch or dot; pin numbering follows counterclockwise convention from top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN5V | 5V supply input | Primary power source for internal circuitry when > IN3.3V; trip point configurable via TOL5V |
| RST5V | 5V reset output | Open-drain active-low output; held low during out-of-tolerance condition and selected delay period |
| TOL5V | 5V tolerance select | Connect to IN5V (5%), GND (10%), or float (15%) - setting fixed at power-up |
| TD5V | 5V reset time-delay select | Connect to GND (10ms), float (100ms), or IN5V (1s) - delay starts after supply enters tolerance |
| PBRST5V | 5V pushbutton reset input | Pulled high internally to IN5V (100kΩ); pulling low ≥20µs forces RST5V active |
| NMI1 | Non-maskable interrupt 1 | Open-drain output pulsed low for ≥20µs when IN1 < 1.25V; includes 100µV hysteresis |
| NMI2 | Non-maskable interrupt 2 | Open-drain output pulsed low for ≥20µs when IN2 < 1.25V; includes 100µV hysteresis |
| MPBRST | Master pushbutton reset | Pulled high internally to higher of IN5V/IN3.3V (100kΩ); low pulse ≥20µs forces all RST/NMI active |
| IN3.3V | 3.3V supply input | Secondary power source; used if IN5V < IN3.3V; trip point configurable via TOL3.3V |
| RST3.3V | 3.3V reset output | Open-drain active-low output; behavior identical to RST5V with independent TOL3.3V/TD3.3V control |
| TOL3.3V | 3.3V tolerance select | Connect to IN3.3V (5%), GND (10%), or float (20%) - setting fixed at power-up |
| TD3.3V | 3.3V reset time-delay select | Connect to GND (10ms), float (100ms), or IN3.3V (1s) - delay starts after supply enters tolerance |
| PBRST3.3V | 3.3V pushbutton reset input | Omitted in DS1831B; replaced by PBST pin (see below) |
| IN1 | Voltage sense input 1 | Monitors external voltage via resistor divider; trips when divided voltage < 1.25V |
| IN2 | Voltage sense input 2 | Monitors second external voltage; same trip threshold and hysteresis as IN1 |
| GND | Ground reference | Common return for all analog and digital circuitry; required for valid comparator and reset operation |
| PBST | Pushbutton status output | DS1831B-specific open-drain output; latched low after MPBRST event, cleared only by non-MPBRST reset |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent supply monitoring | Simultaneous 5V and 3.3V supervision with separate trip points, tolerances, and reset delays - enables asymmetric power sequencing |
| User-configurable reset timing | Three discrete delay options (10ms/100ms/1s) per supply via simple TD pin wiring - no external components or firmware needed |
| Master pushbutton status latching | PBST pin provides persistent indication of last reset cause - critical for post-failure diagnostics and system state recovery |
| High-noise-immunity NMI outputs | 2µs minimum input glitch rejection and 100µV hysteresis on IN1/IN2 - prevents false interrupts from supply transients |
| Flexible external voltage monitoring | Two 1.25V-referenced comparators accept arbitrary input voltages via resistor dividers - supports 3V to 15V+ rail monitoring |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Monitors primary 5V logic rail and auxiliary 3.3V I/O rail during cold start and brownout conditions in a programmable logic controller. IC Role / Device Role / Timing Role: DS1831BS+T&R acts as the primary power-on reset and brownout detector, asserting RST5V and RST3.3V independently based on real-time voltage thresholds and user-selected delays. Use Value: Prevents CPU lockup by ensuring microcontroller reset occurs only after both rails stabilize - eliminates race conditions between logic and interface subsystems. |
Use Scenario: Supervises 5V main processor supply and 3.3V sensor interface rail in portable ultrasound equipment with battery-backed operation. IC Role / Device Role / Timing Role: DS1831BS+T&R provides fail-safe reset coordination while its PBST output logs manual reset events for audit-trail compliance reporting. Use Value: Enables deterministic power-down sequencing and traceable operator intervention - meeting IEC 62304 Class C software safety requirements. |
| Automotive Infotainment Head Unit | Telecom Base Station Controller |
|
Use Scenario: Detects undervoltage on 5V MCU domain and 3.3V CAN transceiver rail during engine cranking-induced battery sag. IC Role / Device Role / Timing Role: DS1831BS+T&R triggers RST5V immediately on 5V dropout while holding RST3.3V active longer (100ms delay) to maintain CAN bus integrity during transient. Use Value: Avoids CAN bus desynchronization by decoupling reset timing per subsystem - preserves network communication during power stress. |
Use Scenario: Monitors redundant 5V and 3.3V DC-DC outputs in a carrier-grade base station management controller. IC Role / Device Role / Timing Role: DS1831BS+T&R uses IN1 and IN2 to supervise backup power rails, generating NMIs that trigger automatic switchover before main supply failure. Use Value: Achieves sub-100ms failover response without software polling - meets GR-1089-CORE immunity and uptime SLA requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multisupply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1831S+T&R | No PBST output; retains PBRST3.3V input instead of PBST; identical monitoring and reset functionality | Lacks master reset event logging; suitable where manual reset tracking is not required | Select DS1831S+T&R if diagnostic traceability of pushbutton resets is unnecessary and cost optimization is prioritized |
| MAX6326US29D3+T | Single-supply (3.08V threshold), no dual-rail monitoring, no NMI outputs, no PBST, fixed 200ms reset delay | Only supervises one voltage rail; lacks flexibility for multi-rail sequencing or external voltage sensing | Choose MAX6326US29D3+T for simple 3.3V-only applications where minimal BOM count and guaranteed 200ms delay are sufficient |
Compared with DS1831BS+T&R, DS1831S+T&R offers identical dual-supply supervision but omits PBST-based reset forensics, while MAX6326US29D3+T reduces complexity and cost at the expense of configurability, multi-rail support, and diagnostic capability - making DS1831BS+T&R optimal for systems demanding traceable, sequenced, and extensible power monitoring.
Availability
DS1831BS+T&R is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, automotive infotainment, and telecom infrastructure applications requiring stable component supply, long-term lifecycle support, and consistent tape-and-reel delivery for SMT assembly.
Supply support for DS1831BS+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power management, sensing, and interface applications - with emphasis on reliability, integration, and industrial-grade performance.
The DS1831BS+T&R belongs to Maxim's Micromonitor™ family of power-supervisory ICs, engineered specifically for systems requiring simultaneous multi-rail voltage monitoring, flexible reset timing, and deterministic fault response in harsh operating environments.
FAQ
What is the function of the PBST pin on the DS1831BS+T&R?
The PBST (Pushbutton Status) pin on the DS1831BS+T&R is an open-drain output that latches low after any master pushbutton reset (MPBRST) event and remains low until cleared by a subsequent non-master reset - such as a power-supply-induced RST5V or RST3.3V assertion. This provides unambiguous hardware-level logging of operator-initiated resets, which is essential for failure analysis and regulatory compliance in safety-critical systems. The DS1831BS+T&R requires an external pull-up resistor (typically 10kΩ to IN3.3V or IN5V) to ensure valid high-state signaling.
How does the DS1831BS+T&R determine its internal power source?
The DS1831BS+T&R draws all internal operating current from the higher of its two primary supply inputs: IN5V or IN3.3V. If IN5V = 5.0V and IN3.3V = 3.3V, the device powers itself from IN5V; if IN3.3V rises to 4.2V while IN5V remains at 3.0V, internal bias switches to IN3.3V. This architecture ensures continuous operation even during asymmetric supply sequencing or brownout - provided at least one input exceeds 1.0V for basic output validity, and ≥1.5V for accurate voltage monitoring. The DS1831BS+T&R does not require a separate VCC pin.
Can the DS1831BS+T&R monitor voltages other than 5V and 3.3V?
Yes - the DS1831BS+T&R includes two dedicated sense inputs (IN1 and IN2) referenced to its internal 1.25V precision bandgap. By using external resistor dividers, users can scale higher voltages (e.g., 12V, 24V, or 48V rails) down to the 1.15–1.30V trip window. For example, a 11.5V trip point requires R1 = 820kΩ and R2 = 100kΩ in series across the monitored rail, with the junction feeding IN1. Each comparator features 100µV hysteresis and 2µs noise immunity, making the DS1831BS+T&R suitable for monitoring auxiliary power domains, battery levels, or isolated DC-DC outputs beyond its native 5V/3.3V scope.
What are the valid configurations for TOL5V and TOL3.3V on the DS1831BS+T&R?
On the DS1831BS+T&R, TOL5V sets the 5V supply tolerance: connect to IN5V for ±5%, to GND for ±10%, or leave floating for ±15%. Similarly, TOL3.3V configures the 3.3V tolerance: connect to IN3.3V for ±5%, to GND for ±10%, or float for ±20%. These settings are sampled and locked at power-up; changing them requires a full power cycle. The resulting trip points are tightly specified - e.g., IN5V trip ranges from 4.00–4.24V (±15%) to 4.50–4.75V (±5%) - enabling precise adaptation to varying regulator accuracy and board-level tolerances without firmware or external components.
Does the DS1831BS+T&R include watchdog timer functionality?
No - the DS1831BS+T&R is the DS1831B variant and does not include watchdog timer functionality. Watchdog features (WDS output, ST strobe input, TDWD delay select) are exclusive to the DS1831A and DS1831AS variants. The DS1831BS+T&R instead implements the PBST (Pushbutton Status) output, replacing the PBRST3.3V input found on the base DS1831S. This trade-off prioritizes hardware-level reset event traceability over software fault detection - making the DS1831BS+T&R optimal for systems where operator intervention logging matters more than autonomous code execution monitoring.
DS1831BS+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 3.3V, 5V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 10ms; 100ms; 1,000ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1831BS+T&R FAQ
1.How can I place an order for DS1831BS+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1831BS+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1831BS+T&R reliable?
The price and inventory of DS1831BS+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1831BS+T&R is usually 5 days.
3.What payment methods are accepted for DS1831BS+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1831BS+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1831BS+T&R?
DS1831BS+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1831BS+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1831BS+T&R?
For technical support, including DS1831BS+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1831BS+T&R requirements.
6.How does Aetrix verify that DS1831BS+T&R is sourced from the original manufacturer or authorized distributors?
All DS1831BS+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1831BS+T&R meets industry standards.
7.What is the process for return or replacement of DS1831BS+T&R?
All DS1831BS+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1831BS+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1831BS+T&R part is unused and in its original packaging.
Return procedure for DS1831BS+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1831BS+T&R Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
