My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1831CS
- Part No.:
- DS1831CS
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1831CS.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,711
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1831CS from Maxim Integrated is a dual-supply voltage monitor IC with independent 2.5V and 3.3V power-on reset generation, two user-configurable voltage sense inputs (IN1/IN2), open-drain reset outputs (RST2.5V/RST3.3V), and pushbutton reset support for system-level override. It draws internal power from the higher of IN2.5V or IN3.3V, operates from −40°C to +85°C, and supports 5%/10%/15% tolerance selection on 2.5V and 5%/10%/20% on 3.3V via TOL pins.
For engineers reviewing the DS1831CS datasheet, DS1831CS pinout, DS1831CS application, or DS1831CS equivalent, this device serves as a precision multisupply supervisor in embedded systems requiring coordinated reset sequencing, manual reset control, and external voltage monitoring - especially where space-constrained 150mil SO packaging is required.
Technical Context
The DS1831CS implements two independent bandgap-referenced comparators (1.25V ±50mV) for 2.5V and 3.3V supply monitoring, each with selectable trip tolerances and reset time delays (10ms/100ms/1s). Its internal bias circuitry ensures valid operation as long as either IN2.5V or IN3.3V exceeds 1.0V, with accurate monitoring requiring ≥1.5V on at least one supply input.
Reset timing is controlled by TD2.5V/TD3.3V pins, which configure delay durations via GND/float/VCC states; all timing parameters are latched at power-up and remain static until next power cycle. The device features internal 100kΩ pull-ups on PBRST2.5V, PBRST3.3V, and MPBRST, and requires external 10kΩ pull-ups on open-drain RST/NMI outputs for valid logic levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | IN2.5V and IN3.3V; internal operation powered by higher of the two; minimum 1.0V for basic function, ≥1.5V for accurate monitoring |
| Reset Trip Accuracy | 2.5V: ±3.1% (TOL2.5V=IN2.5V), ±5.0% (TOL2.5V=GND), ±7.5% (TOL2.5V=float); 3.3V: ±2.9% (TOL3.3V=IN3.3V), ±5.2% (TOL3.3V=GND), ±10.3% (TOL3.3V=float) |
| Reset Time Delay Options | Selectable per supply: 10ms (TD=low), 100ms (TD=float), or 1000ms (TD=high); fixed at power-up, non-volatile |
| Operating Temperature | −40°C to +85°C; validated across full range for industrial-grade reliability in embedded power management |
| Package | 16-pin SOIC, 150mil width; RoHS-compliant, surface-mount compatible with standard reflow profiles |
| Output Type | Open-drain RST2.5V and RST3.3V outputs; require external pull-up resistors (typically 10kΩ) to host VCC level |
| Input Sensing | Two additional voltage sense inputs (IN1, IN2) referenced to 1.25V internal bandgap; support custom trip points via resistor dividers |
Pinout & Package
DS1831CS is housed in a 16-pin SOIC package (150mil width, 0.050" pitch), with gull-wing leads suitable for automated PCB assembly and IPC/JEDEC-compliant reflow soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN3.3V) | 3.3V Supply Input | Main power source for internal circuitry if higher than IN2.5V; must exceed 1.0V for basic operation |
| 2 (RST3.3V) | 3.3V Reset Output | Open-drain active-low reset signal; requires external pull-up; asserts when IN3.3V falls outside selected tolerance |
| 3 (TOL3.3V) | Tolerance Select for 3.3V | Configures trip point: IN3.3V = 5%, GND = 10%, float = 20%; latched at power-up |
| 4 (TD3.3V) | Time Delay Select for 3.3V Reset | Sets reset hold time: GND = 10ms, float = 100ms, VCC = 1000ms; latched at power-up |
| 5 (PBRST3.3V) | 3.3V Pushbutton Reset Input | Active-low manual reset trigger for RST3.3V only; internally pulled up to IN3.3V via 100kΩ |
| 6 (NMI1) | Non-Maskable Interrupt 1 Output | Open-drain output pulsed low for ≥20µs when IN1 < 1.25V; requires external pull-up |
| 7 (NMI2) | Non-Maskable Interrupt 2 Output | Open-drain output pulsed low for ≥20µs when IN2 < 1.25V; requires external pull-up |
| 8 (MPBRST) | Master Pushbutton Reset Input | Active-low input forcing both RST and NMI outputs low; internally pulled up to higher of IN2.5V/IN3.3V |
| 9 (IN2.5V) | 2.5V Supply Input | Secondary power source; internal operation uses higher of IN2.5V or IN3.3V; ≥1.0V required |
| 10 (RST2.5V) | 2.5V Reset Output | Open-drain active-low reset signal; requires external pull-up; asserts when IN2.5V falls outside selected tolerance |
| 11 (TOL2.5V) | Tolerance Select for 2.5V | Configures trip point: IN2.5V = 5%, GND = 10%, float = 15%; latched at power-up |
| 12 (TD2.5V) | Time Delay Select for 2.5V Reset | Sets reset hold time: GND = 10ms, float = 100ms, VCC = 1000ms; latched at power-up |
| 13 (PBRST2.5V) | 2.5V Pushbutton Reset Input | Active-low manual reset trigger for RST2.5V only; internally pulled up to IN2.5V via 100kΩ |
| 14 (IN1) | Voltage Sense Input 1 | Monitors external voltage via resistor divider; trips NMI1 when input < 1.25V ±50mV |
| 15 (IN2) | Voltage Sense Input 2 | Monitors external voltage via resistor divider; trips NMI2 when input < 1.25V ±50mV |
| 16 (GND) | Ground Reference | Common return path for all analog and digital functions; must be low-impedance connection |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent supply monitoring | Simultaneous 2.5V and 3.3V supervision with separate reset outputs, tolerance, and delay controls - enables asymmetric power sequencing |
| User-configurable trip tolerances | Three discrete tolerance options per supply (5%/10%/15% for 2.5V; 5%/10%/20% for 3.3V) set by simple pin strapping - eliminates need for external resistors or firmware calibration |
| Flexible reset timing | Three factory-selectable reset hold times (10ms/100ms/1s) per supply via TD pins - supports diverse processor boot requirements without redesign |
| Manual reset with master override | Dedicated PBRST2.5V, PBRST3.3V, and MPBRST inputs with internal 100kΩ pull-ups - allows board-level reset buttons without external components |
| External voltage monitoring capability | Two 1.25V-referenced sense inputs (IN1/IN2) with built-in 100µV hysteresis - supports monitoring of 5V, 12V, or other rails using passive resistor dividers |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: A programmable logic controller with dual 2.5V FPGA core and 3.3V I/O supplies, plus auxiliary 5V and 12V rails for sensors and actuators. IC Role / Device Role / Timing Role: DS1831CS monitors both primary supplies, sequences resets to ensure FPGA configuration completes before I/O initialization, and uses IN1/IN2 to detect out-of-tolerance sensor rail conditions. Use Value: Prevents lockup during brownout by asserting RST2.5V before RST3.3V, while NMI1 triggers diagnostic logging when 12V drops below 11.5V - verified with 100µV hysteresis against noise. |
Use Scenario: Portable ultrasound imaging system with battery-backed 2.5V DSP core, 3.3V display interface, and 5V transducer driver supply. IC Role / Device Role / Timing Role: DS1831CS provides synchronized power-on reset for DSP and display subsystems, with MPBRST enabling clinician-initiated system reboot without cycling main power. Use Value: Ensures safe shutdown when battery voltage sags: RST2.5V holds DSP in reset for 100ms (TD2.5V=float) while RST3.3V releases after 10ms (TD3.3V=GND), preserving display state during transient recovery. |
| Telecom Base Station Card | Automotive Infotainment Module |
|
Use Scenario: Hot-swappable line card in carrier-grade switch with 3.3V management controller and 2.5V packet processor, plus 1.8V and 12V auxiliary supplies. IC Role / Device Role / Timing Role: DS1831CS supervises critical 3.3V/2.5V rails and uses IN1 to monitor 12V cooling fan supply; NMI2 triggers thermal fault interrupt if fan fails. Use Value: Guarantees clean power-up sequence: RST3.3V remains active for 1s (TD3.3V=VCC) to stabilize management controller before releasing RST2.5V (100ms delay), preventing premature packet processor execution. |
Use Scenario: In-vehicle head unit with 2.5V SoC core, 3.3V CAN transceiver, and 5V USB host supply - subject to automotive load-dump and cold-crank transients. IC Role / Device Role / Timing Role: DS1831CS detects 2.5V/3.3V sag during engine cranking and asserts resets to prevent corrupted firmware execution; PBRST2.5V enables service-mode reset via dashboard button. Use Value: Maintains valid reset assertion down to 1.0V on either supply input, ensuring reliable reset during cold-crank (battery dips to 6V); TOL2.5V=GND configures ±10% trip for robustness against ripple. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multisupply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6369ESA+ | Single 3.3V supervisor with watchdog and manual reset; no 2.5V monitoring or dual-sense inputs | Lacks dual-supply coordination and external voltage monitoring capability | Choose when only 3.3V supervision is needed and watchdog timer is mandatory |
| TPS3808G18DBVR | Single 1.8V supervisor with adjustable delay; no 2.5V/3.3V dual-input architecture or NMI outputs | Cannot replace DS1831CS in systems requiring simultaneous 2.5V+3.3V monitoring | Use for low-voltage SoC core supply monitoring where dual-rail coordination is unnecessary |
Compared with MAX6369ESA+ and TPS3808G18DBVR, the DS1831CS uniquely integrates dual-supply reset generation, configurable tolerances per rail, and two independent voltage sense channels - making it irreplaceable in designs requiring coordinated power sequencing and auxiliary rail monitoring without adding discrete comparators or logic.
Availability
DS1831CS is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, telecom infrastructure, and automotive infotainment systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant surface-mount packaging.
Supply support for DS1831CS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS1831CS belongs to Maxim's MicroMonitor™ family of precision power-supervisory ICs, designed specifically for complex embedded systems needing coordinated multi-rail reset, manual override, and external voltage monitoring in compact SOIC packaging.
FAQ
What is the minimum operating voltage for DS1831CS to maintain valid reset outputs?
The DS1831CS maintains valid reset outputs as long as at least one of IN2.5V or IN3.3V remains above 1.0V. However, accurate voltage monitoring requires that the higher of the two supply inputs be ≥1.5V. Below 1.5V, all outputs remain in active (low) state regardless of input conditions - a fail-safe behavior confirmed in the DS1831CS datasheet Section "OUTPUT VALID CONDITIONS".
How does DS1831CS select its internal power source between IN2.5V and IN3.3V?
The DS1831CS automatically draws internal operating current from whichever supply - IN2.5V or IN3.3V - presents the higher voltage at any given time. This architecture ensures continuous functionality even during asymmetric power sequencing or brownout events. The device requires at least one input to exceed 1.0V for basic operation, and ≥1.5V on the dominant supply for precise voltage monitoring - details are specified in the "OPERATION-POWER MONITOR" section of the DS1831CS datasheet.
Can DS1831CS monitor voltages other than 2.5V and 3.3V?
Yes, the DS1831CS includes two dedicated sense inputs (IN1 and IN2) referenced to an internal 1.25V ±50mV bandgap. By using external resistor dividers, users can scale higher voltages (e.g., 5V, 12V) down to the 1.25V threshold. The DS1831CS datasheet provides design equations and example circuits (Figure 9) showing how to calculate R1/R2 values for a target trip point like 11.5V - confirming direct support for auxiliary rail monitoring beyond the primary supplies.
What are the reset time delay options for DS1831CS and how are they configured?
The DS1831CS offers three reset hold times per supply: 10ms, 100ms, or 1000ms. These are selected independently for 2.5V and 3.3V rails using the TD2.5V and TD3.3V pins: connect to GND for 10ms, leave floating for 100ms, or tie to VCC for 1000ms. All timing selections are latched at power-up and remain static until the next power cycle - a behavior explicitly documented in Table 1 ("TD INPUTS/RESET AND WATCHDOG TIME-DELAYS") of the DS1831CS datasheet.
Does DS1831CS include a watchdog timer function?
No, the DS1831CS does not include a watchdog timer. That feature is exclusive to the DS1831D and DS1831DS variants, which replace one comparator and the master pushbutton with watchdog strobe (ST) and status (WDS) pins. The DS1831CS retains the full complement of two NMI outputs (NMI1/NMI2) and MPBRST functionality - clearly differentiated in the "ORDERING INFORMATION" table and functional descriptions across pages 1–2 and 4–5 of the DS1831CS datasheet.
DS1831CS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 2.5V, 3.3V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 10ms; 100ms; 1,000ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1831CS FAQ
1.How can I place an order for DS1831CS through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1831CS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1831CS reliable?
The price and inventory of DS1831CS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1831CS is usually 5 days.
3.What payment methods are accepted for DS1831CS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1831CS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1831CS?
DS1831CS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1831CS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1831CS?
For technical support, including DS1831CS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1831CS requirements.
6.How does Aetrix verify that DS1831CS is sourced from the original manufacturer or authorized distributors?
All DS1831CS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1831CS meets industry standards.
7.What is the process for return or replacement of DS1831CS?
All DS1831CS units undergo pre-shipment inspection (PSI). If there is an issue with DS1831CS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1831CS part is unused and in its original packaging.
Return procedure for DS1831CS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1831CS Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
