My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1831CS+T&R
- Part No.:
- DS1831CS+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1831CS+T&R.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,454
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1831CS+T&R from Maxim Integrated is a 2.5V/3.3V multisupply voltage monitor IC with dual open-drain reset outputs, two user-configurable tolerance-selectable voltage comparators (IN1/IN2), pushbutton reset inputs for 2.5V and 3.3V supplies, master pushbutton reset, and programmable reset time delays of 10ms/100ms/1s. It operates from −40°C to +85°C and draws internal power from the higher of IN2.5V or IN3.3V - used in embedded systems requiring robust multi-rail power supervision.
For engineers reviewing the DS1831CS+T&R datasheet, DS1831CS+T&R pinout, DS1831CS+T&R application, or DS1831CS+T&R equivalent, this page delivers verified functional identity, confirmed SO-16 (150mil) package mapping, validated pin roles including RST2.5V/RST3.3V open-drain outputs and TOL/TD configuration terminals, real-world timing behavior under power-up/down transients, and accurate alternative part comparisons for supply monitoring designs.
Technical Context
The DS1831CS implements dual independent voltage monitoring channels: one referenced to 2.5V supply (IN2.5V) and one to 3.3V supply (IN3.3V), each with selectable trip tolerances (5%/10%/15% for 2.5V; 5%/10%/20% for 3.3V) via TOL2.5V/TOL3.3V pins. Internal 1.25V bandgap reference enables two additional comparator inputs (IN1/IN2) for custom voltage sensing.
Reset assertion timing is fully configurable per channel using TD2.5V/TD3.3V pins (GND/float/VCC), yielding guaranteed minimum active durations of 10ms, 100ms, or 1000ms. All RST and NMI outputs are open-drain, requiring external pull-ups; internal 100kΩ pull-ups bias PBRST2.5V, PBRST3.3V, and MPBRST pins to their respective supply rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | IN2.5V and IN3.3V - device powers internally from whichever is higher; ≥1.0V required for basic operation, ≥1.5V needed for accurate voltage monitoring |
| Reset Outputs | RST2.5V and RST3.3V - open-drain, active-low, asserted during out-of-tolerance or power-up/down transients |
| Tolerance Selection | TOL2.5V/TOL3.3V - configure 2.5V trip at 2.00–2.375V (15%/10%/5%) and 3.3V trip at 2.47–3.15V (20%/10%/5%) |
| Reset Delay Options | TD2.5V/TD3.3V - select 10ms/100ms/1000ms min active duration per reset output via GND/float/VCC connection |
| Operating Temp | −40°C to +85°C - qualified for industrial-grade embedded systems without derating |
| Package | 16-pin SOIC (150mil body width) - RoHS-compliant, tape-and-reel (T&R) format for automated assembly |
| Input Sensing | IN1 and IN2 - referenced to 1.25V internal bandgap; support external resistor dividers for custom trip points (e.g., 11.5V) |
Pinout & Package
DS1831CS+T&R is housed in a 16-pin SOIC package (150mil width, JEDEC MS-012AC), optimized for surface-mount reflow assembly and space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN2.5V | 2.5V Supply Input | Primary power rail input; internal circuitry draws power from higher of IN2.5V or IN3.3V |
| RST2.5V | 2.5V Reset Output | Open-drain, active-low signal asserting reset when IN2.5V falls outside configured tolerance |
| TOL2.5V | 2.5V Tolerance Select | Configures trip point: tied to IN2.5V = 5%, GND = 10%, float = 15% |
| TD2.5V | 2.5V Reset Time Delay Select | Selects reset hold time: GND = 10ms, float = 100ms, VCC = 1000ms (min) |
| PBRST2.5V | 2.5V Pushbutton Reset Input | Pull low ≥20µs to manually assert RST2.5V; internally pulled up to IN2.5V via 100kΩ |
| IN3.3V | 3.3V Supply Input | Secondary power rail input; participates in internal power selection and 3.3V monitoring |
| RST3.3V | 3.3V Reset Output | Open-drain, active-low signal asserting reset when IN3.3V falls outside configured tolerance |
| TOL3.3V | 3.3V Tolerance Select | Configures trip point: tied to IN3.3V = 5%, GND = 10%, float = 20% |
| TD3.3V | 3.3V Reset Time Delay Select | Selects reset hold time: GND = 10ms, float = 100ms, VCC = 1000ms (min) |
| PBRST3.3V | 3.3V Pushbutton Reset Input | Pull low ≥20µs to manually assert RST3.3V; internally pulled up to IN3.3V via 100kΩ |
| MPBRST | Master Pushbutton Reset Input | Pull low ≥20µs to assert both RST2.5V and RST3.3V simultaneously; pulled up to higher of IN2.5V/IN3.3V |
| NMI1 / NMI2 | Non-Maskable Interrupt Outputs | Open-drain, active-low pulses (≥10µs) when IN1 or IN2 falls below 1.25V; support wired-OR fault signaling |
| IN1 / IN2 | Custom Voltage Sense Inputs | Reference-comparator inputs for monitoring auxiliary voltages (e.g., 5V, 12V) via external resistor dividers |
| GND | Ground Reference | Analog and digital ground return; all voltage references and thresholds referenced to this node |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent supply monitoring | Simultaneous 2.5V and 3.3V rail supervision with separate reset outputs and configurable tolerances |
| User-programmable reset timing | Three discrete delay options (10ms/100ms/1s) per reset channel via simple TD pin connections - no firmware or external timers needed |
| Flexible manual reset architecture | Dedicated PBRST2.5V, PBRST3.3V, and MPBRST inputs enable selective or global system reset initiation with internal 100kΩ pull-ups |
| Two auxiliary voltage comparators | IN1/IN2 inputs referenced to precision 1.25V bandgap allow monitoring of any voltage >1.25V using external resistor dividers |
| Robust noise immunity | 2µs minimum pulse rejection on NMI and reset detection paths prevents false triggering from supply ripple or EMI |
| Fail-safe operation below 1.5V | Maintains valid reset outputs as long as ≥1.0V is present on either IN2.5V or IN3.3V - supports brownout recovery sequences |
Applications
| Industrial PLC Controller | Network Router Power Management |
|---|---|
|
Use Scenario: A programmable logic controller uses separate 2.5V FPGA core and 3.3V I/O rails, requiring coordinated reset sequencing during cold start and brownout events. IC Role / Device Role / Timing Role: DS1831CS+T&R monitors both rails independently, asserts RST2.5V and RST3.3V with user-selected delays (e.g., 100ms for FPGA, 10ms for I/O), and enables sequenced power-up via pushbutton override. Use Value: Eliminates need for discrete RC reset circuits and external timing components while guaranteeing deterministic reset release timing across temperature. |
Use Scenario: A multi-port Ethernet router employs 3.3V CPU, 2.5V PHY, and 12V fan supply - requiring fault detection on all rails plus watchdog-independent reset control. IC Role / Device Role / Timing Role: DS1831CS+T&R supervises 2.5V/3.3V rails directly; IN1 senses 12V fan supply via resistor divider; NMI1 signals fan failure to CPU interrupt line. Use Value: Single-chip solution replaces three discrete supervisors, reduces BOM count by 60%, and enables early-fault warning before thermal shutdown occurs. |
| Medical Diagnostic Imaging Module | Automotive Infotainment Head Unit |
|
Use Scenario: An ultrasound imaging subsystem uses 2.5V ADC reference and 3.3V DSP supply; must detect sub-100ms undervoltage events to prevent corrupted image capture. IC Role / Device Role / Timing Role: DS1831CS+T&R configures TD2.5V=TD3.3V=GND for 10ms reset hold, ensuring rapid response to transient dips; TOL2.5V=GND sets ±10% tolerance matching ADC spec. Use Value: Meets IEC 60601-1 immunity requirements for supply fault detection latency and provides traceable, repeatable reset behavior across production units. |
Use Scenario: A head unit integrates 2.5V SoC core, 3.3V display interface, and 5V USB host - requiring reliable reset coordination during vehicle ignition cycling. IC Role / Device Role / Timing Role: DS1831CS+T&R monitors 2.5V/3.3V rails; IN2 senses 5V USB via divider; MPBRST connects to ignition switch to force full-system reset on key-on. Use Value: Enables deterministic boot sequence across battery voltage variations (9–16V), eliminating random lockups during engine cranking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multisupply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6369ESA+ | Single 3.3V supervisor with watchdog timer and fixed 200ms reset delay; no 2.5V monitoring or dual-rail tolerance configuration | Suitable only for 3.3V-only systems requiring watchdog functionality; lacks IN1/IN2 sense inputs and master pushbutton | Select when only 3.3V rail supervision is needed and watchdog timeout is mandatory - not a drop-in replacement for DS1831CS+T&R |
| TPS3808G18DBVR | Single 1.8V supervisor with adjustable delay (0.5ms–10s) and manual reset; no dual-supply monitoring or auxiliary comparators | Designed for low-voltage microcontroller reset only; cannot supervise 2.5V/3.3V simultaneously or sense auxiliary voltages | Choose for cost-sensitive 1.8V applications where flexibility in delay tuning outweighs multisupply capability |
Compared with MAX6369ESA+ and TPS3808G18DBVR, the DS1831CS+T&R uniquely delivers simultaneous 2.5V/3.3V rail supervision with independent tolerance and delay programming, two auxiliary voltage comparators, and triple pushbutton reset control - making it irreplaceable in systems requiring coordinated multi-rail power integrity assurance.
Availability
DS1831CS+T&R is available at Aetrix Electronics and suitable for industrial automation controllers, network infrastructure equipment, medical diagnostic modules, and automotive infotainment systems requiring stable component supply, long-term lifecycle support, and guaranteed tape-and-reel delivery for SMT production.
Supply support for DS1831CS+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS1831CS+T&R belongs to Maxim's MicroMonitor™ family of power-supervisory ICs, designed specifically for systems with multiple voltage rails needing coordinated reset generation, manual override, and auxiliary voltage fault detection without microcontroller intervention.
FAQ
What is the function of the TOL2.5V and TOL3.3V pins on the DS1831CS+T&R?
The TOL2.5V and TOL3.3V pins configure the voltage trip point tolerance for the respective 2.5V and 3.3V monitoring channels. For DS1831CS+T&R, connecting TOL2.5V to IN2.5V selects ±5% (2.25–2.375V), to GND selects ±10% (2.125–2.25V), and leaving it floating selects ±15% (2.00–2.125V). Similarly, TOL3.3V sets 5%/10%/20% tolerance bands for the 3.3V channel. These settings are latched at power-up and remain fixed until next power cycle.
Can the DS1831CS+T&R monitor voltages other than 2.5V and 3.3V?
Yes, the DS1831CS+T&R includes two dedicated sense inputs - IN1 and IN2 - each referenced to its internal 1.25V precision bandgap. By using external resistor dividers, these pins can monitor any voltage above 1.25V (e.g., 5V, 12V, or 15V rails). The DS1831CS+T&R generates an open-drain NMI1 or NMI2 pulse when the divided voltage falls below 1.25V, enabling fault signaling for auxiliary supplies beyond the primary 2.5V/3.3V rails.
How does the DS1831CS+T&R handle power loss scenarios where both IN2.5V and IN3.3V drop below 1.0V?
The DS1831CS+T&R maintains valid reset outputs as long as at least one of IN2.5V or IN3.3V remains ≥1.0V. If both fall below 1.0V, all outputs enter high-impedance state and cease active driving - but critical reset assertion is preserved until the last supply crosses the 1.0V threshold. This ensures fail-safe behavior during deep brownouts, allowing downstream logic to complete shutdown sequences before power collapse.
What are the electrical characteristics of the RST2.5V and RST3.3V outputs on the DS1831CS+T&R?
The RST2.5V and RST3.3V outputs on DS1831CS+T&R are open-drain, active-low signals capable of sinking ≥10mA at 0.4V (per DC Electrical Characteristics table). They require external pull-up resistors - typically 10kΩ to the associated supply rail (2.5V or 3.3V). Output leakage is ≤±1.0µA, and propagation delay from supply fault detection to reset assertion is guaranteed ≤20ms for the shortest delay setting (TD=GND).
Is the DS1831CS+T&R pin-compatible with the DS1831D or DS1831E variants?
No, the DS1831CS+T&R is not pin-compatible with DS1831D or DS1831E. While all share the same 16-pin SOIC package and core pinout for IN2.5V, IN3.3V, RST2.5V, RST3.3V, TOL/TD, and PBRST pins, the DS1831D substitutes NMI2 and MPBRST with WDS and ST (watchdog), and the DS1831E replaces PBRST3.3V with PBST (pushbutton status). Pin functions differ at positions 5, 6, 7, and 14 - requiring PCB redesign for substitution.
DS1831CS+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 2.5V, 3.3V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 10ms; 100ms; 1,000ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1831CS+T&R FAQ
1.How can I place an order for DS1831CS+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1831CS+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1831CS+T&R reliable?
The price and inventory of DS1831CS+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1831CS+T&R is usually 5 days.
3.What payment methods are accepted for DS1831CS+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1831CS+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1831CS+T&R?
DS1831CS+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1831CS+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1831CS+T&R?
For technical support, including DS1831CS+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1831CS+T&R requirements.
6.How does Aetrix verify that DS1831CS+T&R is sourced from the original manufacturer or authorized distributors?
All DS1831CS+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1831CS+T&R meets industry standards.
7.What is the process for return or replacement of DS1831CS+T&R?
All DS1831CS+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1831CS+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1831CS+T&R part is unused and in its original packaging.
Return procedure for DS1831CS+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1831CS+T&R Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
