Analog Devices Inc./Maxim Integrated DS1831DS
- Part No.:
- DS1831DS
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1831DS.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,143
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1831DS from Maxim Integrated is a 2.5V/3.3V multisupply micro-monitor IC with integrated watchdog timer, dual voltage supervision (IN2.5V and IN3.3V), open-drain reset outputs (RST2.5V and RST3.3V), user-configurable reset time delays (10ms/100ms/1s), and precision 1.25V temperature-compensated reference. It operates from –40°C to +85°C and supports systems requiring robust power sequencing and software fault detection.
For engineers reviewing the DS1831DS datasheet, DS1831DS pinout, DS1831DS application, or DS1831DS equivalent, this device delivers verified dual-supply monitoring with programmable tolerance (5%/10%/20%), watchdog strobe input (ST), watchdog status output (WDS), and compatibility with 16-pin 150mil SO packaging for space-constrained embedded control and industrial power management designs.
Technical Context
The DS1831DS implements two independent voltage comparators referenced to a 1.25V bandgap, each monitoring IN2.5V or IN3.3V against user-selectable trip points via TOL2.5V/TOL3.3V inputs. Its internal bias and timing circuitry draws power from the higher of the two supply inputs, ensuring operation down to 1.0V on either rail.
It integrates a watchdog timer with TDWD-controlled timeout (10ms/100ms/1s), where ST input transitions reset the timer and WDS pulses low on timeout. Reset outputs are open-drain with configurable active durations, and all NMI/WDS/RST outputs require external pull-up resistors (typically 10kΩ) for valid logic levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | IN2.5V and IN3.3V - powers internal circuitry; device operates if either ≥1.0V, accurate monitoring requires ≥1.5V on at least one |
| Reset Trip Accuracy | IN3.3V: ±2.5% (TOL=IN3.3V), ±3.5% (TOL=GND), ±7.5% (TOL=float); enables precise margin testing per supply rail |
| Reset Time Delay | Selectable via TD2.5V/TD3.3V: 10ms/100ms/1s - ensures stable power-up before processor release |
| Watchdog Timeout | Configured by TDWD: 10ms/100ms/1s - provides deterministic software fault recovery window |
| Operating Temperature | –40°C to +85°C - validated for industrial-grade embedded systems without derating |
| Package | 16-pin SOIC (150mil width) - surface-mount compatible with standard reflow profiles and IPC/JEDEC J-STD-020A |
| Output Type | Open-drain RST2.5V, RST3.3V, WDS, NMI1 - allows wired-OR logic and level translation across voltage domains |
Pinout & Package
DS1831DS is housed in a 16-pin SOIC package (150mil body width, 1.27mm pitch), RoHS-compliant, with thermal pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN3.3V | 3.3V Supply Input | Primary power source; supplies internal bias if ≥ IN2.5V, sets VINT reference for VIH/VIL thresholds |
| 2 RST3.3V | 3.3V Reset Output | Open-drain active-low reset signal; requires external pull-up; asserts during undervoltage or watchdog timeout |
| 3 TOL3.3V | Tolerance Select for IN3.3V | Configures trip point: tied to IN3.3V = 5%, GND = 10%, float = 20% - sets voltage margin for fault detection |
| 4 TD3.3V | Time Delay Select for RST3.3V | Defines reset hold time: GND = 10ms, float = 100ms, VCC = 1s - prevents premature processor release |
| 5 PBST | Pushbutton Status Output | Open-drain indicator of last reset source; low only after master pushbutton event - enables diagnostic logging |
| 6 NMI1 | Non-maskable Interrupt 1 | Open-drain comparator output triggered when IN1 < 1.25V; includes 100µV hysteresis to reject noise |
| 7 NMI2 | Non-maskable Interrupt 2 | Open-drain comparator output triggered when IN2 < 1.25V; independent of supply monitors for custom voltage sensing |
| 8 MPBRST | Master Pushbutton Reset | Active-low input; forces all resets/NMIs active when pulled low ≥20µs - enables system-wide hardware reset |
| 9 IN2.5V | 2.5V Supply Input | Secondary power source; used if > IN3.3V; defines VINT when higher - ensures operation during supply transients |
| 10 RST2.5V | 2.5V Reset Output | Open-drain active-low reset; synchronized to IN2.5V validity; shares timing control with TD2.5V |
| 11 TOL2.5V | Tolerance Select for IN2.5V | Configures trip point: tied to IN2.5V = 5%, GND = 10%, float = 15% - enables rail-specific fault thresholds |
| 12 TD2.5V | Time Delay Select for RST2.5V | Defines reset hold time: GND = 10ms, float = 100ms, VCC = 1s - supports asymmetric power sequencing |
| 13 PBRST2.5V | 2.5V Pushbutton Reset | Active-low manual reset for RST2.5V only; internally pulled up to IN2.5V - eliminates external pull-up need |
| 14 IN1 | Voltage Sense Input 1 | Monitors external voltage via resistor divider; trips NMI1 when < 1.25V - extends supervision beyond main rails |
| 15 IN2 | Voltage Sense Input 2 | Monitors second external voltage; trips NMI2 when < 1.25V - supports dual auxiliary supply monitoring |
| 16 GND | Ground Reference | Common return for all analog and digital functions; must be low-impedance to ensure comparator accuracy |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent supply monitoring | Simultaneous 2.5V and 3.3V supervision with separate trip points, tolerances, and reset delays - enables mixed-voltage SoC power integrity |
| Configurable watchdog timer | TDWD-selectable timeout (10ms/100ms/1s) with ST strobe input and WDS status output - provides deterministic software crash recovery without firmware changes |
| Programmable reset timing | TD2.5V/TD3.3V pins set exact reset hold duration per rail - eliminates need for external RC networks and supports JEDEC-compliant power sequencing |
| Two auxiliary voltage comparators | NMI1/NMI2 referenced to 1.25V bandgap with 100µV hysteresis - allows monitoring of 5V, 12V, or other rails using simple resistor dividers |
| Master pushbutton reset | MPBRST input forces all reset and NMI outputs active - simplifies system-level debug and field service without modifying PCB layout |
| Pushbutton status output | PBST open-drain flag indicates last reset was initiated by MPBRST - enables firmware-based root-cause analysis of reset events |
Applications
| Industrial PLC Power Management | Embedded Network Router |
|---|---|
Use Scenario: A programmable logic controller uses separate 2.5V FPGA core and 3.3V I/O supplies, with critical watchdog oversight of firmware execution. IC Role / Device Role / Timing Role: DS1831DS supervises both rails independently, asserts RST2.5V/RST3.3V on undervoltage, and triggers WDS on software hang via ST strobe. Use Value: Prevents FPGA configuration corruption and I/O lockup by enforcing synchronized reset release and guaranteed watchdog recovery within 100ms. |
Use Scenario: A multi-port Ethernet router employs 3.3V CPU, 2.5V PHY, and 5V auxiliary supplies, requiring fault isolation and diagnostic traceability. IC Role / Device Role / Timing Role: DS1831DS monitors IN3.3V/IN2.5V while using IN1 (via 5V→1.25V divider) to supervise 5V rail; PBST logs master reset origin. Use Value: Enables firmware to distinguish between power-fail resets (NMI-driven) and operator-initiated resets (PBST-flagged), improving field failure analysis. |
| Medical Diagnostic Imaging Module | Automotive ADAS Camera ECU |
Use Scenario: An ultrasound imaging subsystem uses tightly regulated 2.5V ADC and 3.3V DSP supplies, where transient-induced resets must be avoided. IC Role / Device Role / Timing Role: DS1831DS applies 10ms reset delay on both rails and uses TOL2.5V/GND (10%) to tolerate brief brownouts without disrupting acquisition. Use Value: Maintains data continuity during line-cycle dips by holding reset only long enough for supply stabilization, avoiding false restarts. |
Use Scenario: A camera ECU in an advanced driver-assistance system relies on 2.5V image sensor and 3.3V SoC supplies, with strict ASIL-B reset timing requirements. IC Role / Device Role / Timing Role: DS1831DS configures TD2.5V=GND (10ms) and TD3.3V=float (100ms) to sequence sensor initialization before SoC boot. Use Value: Ensures image sensor is fully powered and stable before SoC begins configuration, eliminating startup race conditions and frame drop. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multisupply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6369KA+T | Single 3.3V supervisor with watchdog; no 2.5V monitor, no auxiliary comparators, no PBST | Lacks dual-rail support and diagnostic flags; suitable only for single-supply systems | Choose when only 3.3V supervision is required and board space is extremely constrained |
| TPS3808G33DBVR | Fixed 3.3V supervisor with adjustable watchdog; no 2.5V input, no NMI outputs, no tolerance select | Cannot monitor 2.5V rail or custom voltages; reset delay fixed at 200ms, no PBST flag | Select for cost-sensitive 3.3V-only applications where programmability is unnecessary |
Compared with MAX6369KA+T and TPS3808G33DBVR, the DS1831DS uniquely supports simultaneous 2.5V/3.3V monitoring with independent tolerance and delay configuration, auxiliary voltage sensing, and pushbutton status feedback - making it the only option for diagnosable, multi-rail industrial and medical systems requiring coordinated reset behavior.
Availability
DS1831DS is available at Aetrix Electronics and suitable for industrial PLC power management, embedded network routing, medical diagnostic imaging, and automotive ADAS camera ECUs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for DS1831DS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The DS1831DS belongs to Maxim's MicroMonitor™ family of intelligent power supervisors, designed specifically for complex embedded systems needing coordinated multi-rail monitoring, watchdog protection, and field-diagnostic capabilities.
FAQ
What is the function of the PBST pin on the DS1831DS?
The PBST (Pushbutton Status) pin on the DS1831DS is an open-drain output that remains low only after the most recent reset was initiated by the MPBRST (master pushbutton) input. It stays low until another non-master reset event occurs - such as a supply undervoltage or watchdog timeout - enabling firmware to log and differentiate reset causes. The DS1831DS requires an external pull-up resistor (typically 10kΩ) on PBST to maintain a valid high state when inactive.
How does the DS1831DS determine its internal power source?
The DS1831DS draws all internal operating current from whichever supply input - IN2.5V or IN3.3V - is at the higher voltage level at any given time. This architecture ensures continuous operation even during asymmetric power-down sequences, as long as at least one supply remains ≥1.0V. Accurate voltage monitoring, however, requires at least one supply to be ≥1.5V to stabilize the internal 1.25V reference. The DS1831DS uses this dynamic sourcing to maintain functionality across brownout conditions affecting either rail.
Can the DS1831DS monitor voltages other than 2.5V and 3.3V?
Yes, the DS1831DS can monitor additional voltages using its two auxiliary sense inputs, IN1 and IN2. Each connects to an internal comparator referenced to the precision 1.25V bandgap, allowing supervision of any voltage - such as 5V, 12V, or battery rails - via an external resistor divider. For example, to monitor a 11.5V supply, a resistor network scales it to 1.25V at the IN1 pin. The DS1831DS then asserts NMI1 if the scaled voltage drops below 1.25V, providing flexible, rail-agnostic fault detection beyond its primary 2.5V/3.3V inputs.
What are the valid configurations for the TDWD pin on the DS1831DS?
The TDWD pin on the DS1831DS configures the watchdog timeout period: connecting TDWD to GND selects a minimum timeout of 10ms, leaving it floating selects 100ms, and connecting it to VCC (i.e., to the higher of IN2.5V or IN3.3V) selects 1000ms. These settings are sampled at power-up and remain fixed until the next power cycle. The DS1831DS watchdog timer starts timing upon release of any RST output and resets on each valid ST input transition; timeout triggers a 100µs pulse on the WDS output.
Does the DS1831DS require external pull-up resistors on its reset outputs?
Yes, all open-drain outputs of the DS1831DS - including RST2.5V, RST3.3V, WDS, NMI1, NMI2, and PBST - require external pull-up resistors to establish valid logic-high states. A typical value is 10kΩ, connected between the output pin and the corresponding supply rail (e.g., RST2.5V pulled to IN2.5V, RST3.3V pulled to IN3.3V). The DS1831DS does not include internal pull-ups on these outputs, so omission of external resistors will result in undefined or floating output levels and unreliable system reset behavior.
DS1831DS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 2.5V, 3.3V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 10ms; 100ms; 1,000ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1831DS FAQ
1.How can I place an order for DS1831DS through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1831DS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1831DS reliable?
The price and inventory of DS1831DS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1831DS is usually 5 days.
3.What payment methods are accepted for DS1831DS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1831DS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1831DS?
DS1831DS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1831DS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1831DS?
For technical support, including DS1831DS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1831DS requirements.
6.How does Aetrix verify that DS1831DS is sourced from the original manufacturer or authorized distributors?
All DS1831DS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1831DS meets industry standards.
7.What is the process for return or replacement of DS1831DS?
All DS1831DS units undergo pre-shipment inspection (PSI). If there is an issue with DS1831DS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1831DS part is unused and in its original packaging.
Return procedure for DS1831DS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1831DS Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

