My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DS1831ES/T&R
- Part No.:
- DS1831ES/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1831ES/T&R.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,564
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1831ES/T&R from Maxim Integrated is a 2.5V/3.3V multisupply micro-monitor IC with dual open-drain reset outputs, two user-configurable voltage sense inputs (IN1/IN2), pushbutton status output (PBST), and precision 1.25V temperature-compensated reference. It monitors 2.5V and 3.3V supplies with selectable tolerances (5%/10%/15% for 2.5V; 5%/10%/20% for 3.3V) and configurable reset delays (10ms/100ms/1s), operating across –40°C to +85°C in industrial systems requiring reliable power sequencing and fault detection.
For engineers reviewing the DS1831ES/T&R datasheet, DS1831ES/T&R pinout, DS1831ES/T&R application, or DS1831ES/T&R equivalent, this device delivers verified multi-rail supervision with master pushbutton status indication, open-drain NMI outputs for upstream voltage monitoring, and tape-and-reel availability for automated SMT assembly - critical for embedded control, telecom power management, and FPGA-based platforms.
Technical Context
The DS1831ES/T&R implements independent comparator-based monitoring of IN2.5V and IN3.3V using a precision 1.25V bandgap reference, with TOL2.5V/TOL3.3V pins selecting trip-point tolerance and TD2.5V/TD3.3V setting reset delay durations. Its PBST output latches the most recent master pushbutton reset event until cleared by another reset source, enabling deterministic system-level fault logging.
All internal biasing draws current from the higher of IN2.5V or IN3.3V (≥1.0V required for operation); outputs are open-drain with internal 100kΩ pull-ups on PBRST2.5V/PBRST3.3V/MPBRST; valid reset assertion requires ≥1.5V on at least one supply input for accurate voltage sensing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | IN2.5V and IN3.3V - powers internal circuitry; device operates if either ≥1.0V, but accurate monitoring requires ≥1.5V on at least one |
| Reset Trip Points | IN2.5V: 2.000–2.375V (configurable via TOL2.5V); IN3.3V: 2.47–3.15V (configurable via TOL3.3V) |
| Reset Delay Options | 10ms / 100ms / 1000ms (selected per supply via TD2.5V/TD3.3V tied to GND/float/VCC) |
| Output Type | Open-drain RST2.5V, RST3.3V, NMI1, NMI2, PBST - require external pull-up resistors (typically 10kΩ) |
| Operating Temperature | –40°C to +85°C - validated for industrial-grade reliability without derating |
| Package | 16-pin SOIC (150mil width) - RoHS-compliant, tape-and-reel packaged as DS1831ES/T&R |
| Input Sensing Range | IN1/IN2 monitor voltages ≥1.25V via resistor dividers; hysteresis = 100µV for noise immunity |
Pinout & Package
DS1831ES/T&R is housed in a 16-pin SOIC package (150mil width, JEDEC MS-012AC), with gull-wing leads and standard 1.27mm pitch. Pin 1 is marked by a beveled corner or dot; pin 16 is VSS (GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN3.3V | 3.3V supply input | Primary power source for internal circuitry if ≥ IN2.5V; sets trip point for RST3.3V |
| 2 RST3.3V | 3.3V reset output | Open-drain active-low signal asserting during out-of-tolerance or power-up/down transients |
| 3 TOL3.3V | Tolerance select for 3.3V | GND=10%, float=20%, tied to IN3.3V=5% - sets trip window at power-up only |
| 4 TD3.3V | Time-delay select for 3.3V | GND=10ms, float=100ms, VCC=1000ms - configures duration RST3.3V stays active after recovery |
| 5 PBST | Pushbutton status output | Open-drain latch indicating last reset was triggered by MPBRST; requires external pull-up |
| 6 NMI1 | Non-maskable interrupt 1 | Open-drain pulse (≥10µs) when IN1 falls below 1.25V; used for upstream voltage fault detection |
| 7 NMI2 | Non-maskable interrupt 2 | Open-drain pulse (≥10µs) when IN2 falls below 1.25V; independent of supply monitoring path |
| 8 MPBRST | Master pushbutton input | Pulled high internally to max(IN2.5V, IN3.3V); initiates reset of all outputs when pulled low ≥20µs |
| 9 IN2.5V | 2.5V supply input | Secondary power source; used if IN3.3V < IN2.5V; sets trip point for RST2.5V |
| 10 RST2.5V | 2.5V reset output | Open-drain active-low signal asserting during 2.5V undervoltage or power-up/down events |
| 11 TOL2.5V | Tolerance select for 2.5V | GND=10%, float=15%, tied to IN2.5V=5% - sets trip window at power-up only |
| 12 TD2.5V | Time-delay select for 2.5V | GND=10ms, float=100ms, VCC=1000ms - configures duration RST2.5V stays active after recovery |
| 13 PBRST2.5V | 2.5V pushbutton input | Pulled high internally to IN2.5V; triggers RST2.5V only when asserted ≥20µs |
| 14 IN1 | Voltage sense input 1 | Monitors external rail via resistor divider; referenced to 1.25V internal bandgap |
| 15 IN2 | Voltage sense input 2 | Independent second sense channel with same 1.25V reference and hysteresis |
| 16 GND | Ground reference | Common return for all signals and internal biasing; must be low-impedance connection |
Key Features
| Feature | Design Value |
|---|---|
| Configurable dual-supply monitoring | Independent 2.5V and 3.3V supervision with selectable trip tolerances and reset delays avoids fixed-threshold limitations |
| Master pushbutton status (PBST) | Latched open-drain output identifies MPBRST-triggered resets - enables firmware-based root-cause analysis without additional GPIO |
| Dual NMI outputs with hysteresis | 100µV hysteresis on NMI1/NMI2 prevents false interrupts from supply noise; supports custom trip points down to 1.25V |
| Supply-agnostic internal biasing | Draws operating current from higher of IN2.5V or IN3.3V - eliminates need for auxiliary VCC rail in multi-supply systems |
| Valid operation at low supply levels | Functional down to 1.0V on either IN2.5V or IN3.3V; maintains active reset outputs even during brownout conditions |
Applications
| Industrial PLC Controllers | Telecom Line Cards |
|---|---|
|
Use Scenario: Monitoring 2.5V core and 3.3V I/O rails in programmable logic controllers subject to wide ambient temperature swings and EMI-rich environments. IC Role / Device Role / Timing Role: DS1831ES/T&R acts as primary power supervisor, asserting RST2.5V/RST3.3V to hold CPU in reset until both rails stabilize within tolerance, while PBST logs manual maintenance resets. Use Value: Eliminates need for discrete comparators and RC timers; configurable delays ensure proper FPGA configuration timing and prevent premature boot under marginal supply conditions. |
Use Scenario: Supervising multiple voltage domains (2.5V DSP core, 3.3V SerDes, 12V analog) in carrier-grade line cards with hot-swap capability. IC Role / Device Role / Timing Role: DS1831ES/T&R monitors 2.5V and 3.3V rails directly, while IN1/IN2 track derived 12V and 5V via resistor dividers; NMI1/NMI2 feed fault interrupts to management MCU. Use Value: Single-chip solution replaces three discrete supervisors; PBST output allows centralized reset event correlation across distributed line card modules. |
| FPGA-Based Test Equipment | Medical Imaging Subsystems |
|
Use Scenario: Ensuring clean power-up sequencing for Xilinx Kintex FPGAs with separate 2.5V bank and 3.3V I/O supplies in portable diagnostic analyzers. IC Role / Device Role / Timing Role: DS1831ES/T&R generates synchronized RST2.5V/RST3.3V with 100ms delay to meet FPGA configuration timing requirements, while MPBRST supports field-service reset. Use Value: Configurable delays replace fixed RC networks; PBST output enables service software to distinguish between power-cycle resets and technician-initiated resets. |
Use Scenario: Supervising safety-critical 2.5V ADC reference and 3.3V digital logic supplies in MRI gradient controller boards where reset integrity is mandated by IEC 62304. IC Role / Device Role / Timing Role: DS1831ES/T&R provides redundant voltage monitoring with 5% tolerance on both rails and latched PBST for audit-trail generation during maintenance cycles. Use Value: Meets Class C software safety requirements via deterministic reset behavior and traceable manual reset events without adding external latching logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multisupply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1831E | DIP package (300mil), no tape-and-reel; identical electrical specs and PBST functionality | Suitable for through-hole prototyping or low-volume manual assembly; lacks SMT compatibility | Select DS1831E only for breadboard evaluation or legacy DIP-based designs requiring same logic |
| MAX6369ESA+ | Single 3.3V supervisor with watchdog and manual reset; no 2.5V monitoring or PBST output | Applicable where only one supply needs supervision and watchdog is prioritized over dual-rail tracking | Choose MAX6369ESA+ when system uses only 3.3V logic and requires watchdog timeout instead of dual-supply visibility |
Compared with DS1831ES/T&R, DS1831E offers identical supervision logic but requires manual placement and lacks SMT scalability, while MAX6369ESA+ reduces component count in single-rail systems but sacrifices 2.5V monitoring, NMI capability, and reset-event traceability via PBST.
Availability
DS1831ES/T&R is available at Aetrix Electronics and suitable for industrial automation, telecom infrastructure, FPGA-based instrumentation, and medical imaging subsystems requiring stable component supply, long-term lifecycle support, and tape-and-reel packaging for high-yield SMT production.
Supply support for DS1831ES/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, automotive, and communications markets, emphasizing high reliability and integration density.
The DS1831ES/T&R belongs to Maxim's MicroMonitor™ family of power-supervisory ICs, engineered specifically for multi-rail embedded systems needing deterministic reset behavior, fault logging, and flexible voltage threshold configuration without external components.
FAQ
What is the minimum supply voltage required for DS1831ES/T&R to operate?
The DS1831ES/T&R requires at least one of its supply inputs - IN2.5V or IN3.3V - to be ≥1.0V to power internal circuitry and maintain basic reset assertion. However, accurate voltage monitoring (i.e., correct trip-point comparison) demands that at least one supply be ≥1.5V. Below 1.0V on both inputs, the device ceases operation and all outputs default to inactive (high-impedance) unless externally pulled.
How does the PBST output function in DS1831ES/T&R?
The PBST output in DS1831ES/T&R is an open-drain latch that goes low only when the most recent reset event was initiated by the MPBRST pin. It remains low until cleared by any other reset source (e.g., power-up, voltage fault, or PBRST2.5V assertion). This behavior enables firmware to unambiguously identify manual maintenance resets, making DS1831ES/T&R uniquely suited for service-log applications.
Can DS1831ES/T&R monitor voltages other than 2.5V and 3.3V?
Yes - DS1831ES/T&R includes two dedicated sense inputs (IN1 and IN2) referenced to its internal 1.25V precision bandgap. By using external resistor dividers, users can scale higher voltages (e.g., 5V, 12V, or 24V) down to 1.25V for monitoring. The device provides hysteresis (100µV) and noise immunity (rejects <2µs glitches), making DS1831ES/T&R suitable for supervising auxiliary rails beyond its primary 2.5V/3.3V targets.
What are the valid configurations for reset time delay on DS1831ES/T&R?
DS1831ES/T&R supports three reset delay options per supply: 10ms (TDx tied to GND), 100ms (TDx left floating), or 1000ms (TDx tied to VCC). These settings are sampled once at power-up and remain fixed until the next power cycle. The delays define how long RST2.5V or RST3.3V stays active after the monitored supply returns to tolerance - critical for ensuring stable FPGA configuration or memory initialization.
Is DS1831ES/T&R pin-compatible with DS1831DS or DS1831CS?
No - DS1831ES/T&R is not pin-compatible with DS1831DS (watchdog variant) or DS1831CS (base variant). While all share the same 16-pin SOIC footprint, their pin functions differ: DS1831ES/T&R uses Pin 5 as PBST, whereas DS1831DS uses Pin 5 as WDS (watchdog status) and DS1831CS uses Pin 5 as PBRST3.3V. Interchanging them without board revision will cause functional failure; DS1831ES/T&R must be used only in designs specifically laid out for its PBST-enabled pinout.
DS1831ES/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroMonitor™
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 2.5V, 3.3V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 10ms; 100ms; 1,000ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DS1831ES/T&R FAQ
1.How can I place an order for DS1831ES/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1831ES/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1831ES/T&R reliable?
The price and inventory of DS1831ES/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1831ES/T&R is usually 5 days.
3.What payment methods are accepted for DS1831ES/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1831ES/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1831ES/T&R?
DS1831ES/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1831ES/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1831ES/T&R?
For technical support, including DS1831ES/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1831ES/T&R requirements.
6.How does Aetrix verify that DS1831ES/T&R is sourced from the original manufacturer or authorized distributors?
All DS1831ES/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1831ES/T&R meets industry standards.
7.What is the process for return or replacement of DS1831ES/T&R?
All DS1831ES/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1831ES/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1831ES/T&R part is unused and in its original packaging.
Return procedure for DS1831ES/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1831ES/T&R Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
