Analog Devices Inc./Maxim Integrated DS1834AS+T&R
- Part No.:
- DS1834AS+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1834AS+T&R.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:674
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1834AS+T&R from Maxim Integrated (now Analog Devices) is a dual-voltage power-on reset supervisor IC monitoring both 5V and 3.3V supplies, featuring pushbutton reset input, 350 ms reset pulse width, ±5% / ±10% selectable voltage tolerance, and CMOS push-pull outputs. It serves as a system-level power integrity guardian in embedded controllers requiring dual-rail reset coordination.
For engineers reviewing the DS1834AS+T&R datasheet, DS1834AS+T&R pinout, DS1834AS+T&R application, or DS1834AS+T&R equivalent, key selection criteria include dual-supply trip point accuracy, PBRST debounced timing, reset hold duration, output drive capability, and package compatibility with SOIC-8 footprint constraints.
Technical Context
The DS1834AS+T&R implements independent precision voltage comparators with temperature-compensated references for 5VIN (trip range 4.50–4.75 V at 5% tol, 4.25–4.49 V at 10% tol) and 3.3VIN (2.80–2.97 V at 10% tol, 2.47–2.64 V at 20% tol), each driving dedicated active-low reset outputs with 350 ms minimum assertion time after recovery.
Internal power routing selects the higher of 5VIN or 3.3VIN to supply core logic; outputs are sourced/sunk only from their respective supply rails. The PBRST pin features internal 40 kΩ pull-up and ≥2 ms debounce threshold, forcing both resets active for ~350 ms after release.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| 5V Supply Trip Point | 4.50–4.75 V (5% tolerance mode); enables reliable brown-out detection before microcontroller lockup |
| 3.3V Supply Trip Point | 2.80–2.97 V (10% tolerance mode); supports standard 3.3V LDO dropout margins |
| Reset Pulse Width | 200–500 ms; ensures full processor initialization and clock stabilization post-power recovery |
| Operating Current | 35 µA @ 3.6V, 50 µA @ 5.5V; minimizes quiescent load on backup or low-power rails |
| Output Drive | 10 mA sink, 350 µA source; directly interfaces with TTL/CMOS inputs without external buffers |
| Supply Range per Input | 1.2–5.5 V; allows operation during deep brown-out or partial power loss |
| Temperature Range | -40°C to +85°C; qualified for industrial-grade embedded systems |
Pinout & Package
DS1834AS+T&R is packaged in an 8-pin SOIC (150-mil width), pin-compatible with industry-standard SOIC-8 footprints and reflow-solderable per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: 5VIN | 5V Power Supply Input | Main 5V rail input; powers internal circuitry when higher than 3.3VIN |
| 2: 5V RST | 5V Reset Output | Active-low push-pull reset signal for 5V domain processors or peripherals |
| 3: 5V TOL | 5V Tolerance Select | Ground = 5% tolerance; tied to 5VIN = 10% tolerance |
| 4: GND | Ground Reference | Common return path for all analog and digital sections |
| 5: 3.3VIN | 3.3V Power Supply Input | Main 3.3V rail input; powers internal circuitry when higher than 5VIN |
| 6: 3.3V RST | 3.3V Reset Output | Active-low push-pull reset signal for 3.3V domain logic or FPGAs |
| 7: 3.3V TOL | 3.3V Tolerance Select | Ground = 10% tolerance; tied to 3.3VIN = 20% tolerance |
| 8: PBRST | Pushbutton Reset Input | Internally pulled up to VIN(MAX); ≥2 ms low pulse triggers synchronized dual reset |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneous 5V and 3.3V supply supervision with separate reset outputs avoids single-point failure in multi-rail systems |
| Selectable trip tolerances | Configurable 5%/10% (5V) and 10%/20% (3.3V) thresholds via TOL pin strapping-no external resistors needed |
| Debounced pushbutton interface | Integrated 40 kΩ pull-up and hardware debounce eliminates need for RC filters or firmware debouncing logic |
| 350 ms guaranteed reset hold time | Ensures stable power delivery before processor exit from reset, meeting ARM Cortex-M and x86 BIOS timing requirements |
| Supply-agnostic internal power selection | Automatically draws bias current from higher of 5VIN or 3.3VIN-enables robust operation during asymmetric rail sequencing |
Applications
| Industrial PLC Controller | Medical Diagnostic Instrument |
|---|---|
Use Scenario: Dual-rail FPGA-based control board powered by isolated 5V and 3.3V DC/DC converters subject to transient line disturbances. IC Role / Device Role / Timing Role: Supervises both rails independently; asserts domain-specific resets to prevent metastability during voltage sags. Use Value: Prevents configuration corruption in FPGA SRAM and ensures deterministic boot sequence across voltage domains. | Use Scenario: Portable ultrasound device with battery-backed 3.3V logic and 5V analog front-end, requiring manual reset via tactile button. IC Role / Device Role / Timing Role: Provides synchronized reset to DSP and ADC subsystems while supporting user-initiated recovery. Use Value: Eliminates need for two discrete supervisors and external debounce circuitry-reducing BOM count by 4 components. |
| Telecom Edge Router | Automotive Infotainment Head Unit |
Use Scenario: Multi-processor system with ARM application processor (3.3V I/O) and network PHY (5V supply), exposed to automotive-grade power cycling. IC Role / Device Role / Timing Role: Monitors both supplies during cold-crank and load-dump events; holds resets until stable post-recovery. Use Value: Guarantees 350 ms minimum reset assertion-meets IEEE 802.3 compliance for Ethernet PHY restart timing. | Use Scenario: Infotainment head unit with 3.3V MCU and 5V display driver, operating in vehicle cabin with wide ambient temperature swing. IC Role / Device Role / Timing Role: Ensures safe power-up sequencing and prevents latch-up during battery voltage droop below 9V. Use Value: -40°C to +85°C rating and rail-selective power sourcing enable reliable operation across ISO 16750-2 test profiles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply reset supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326US33D3+ | Single 3.3V reset only; no 5V monitoring or PBRST; open-drain output | Lacks dual-rail capability and manual reset-requires companion 5V supervisor | Use only if system has separate 5V supervision or uses 3.3V-only architecture |
| TPS3808G33DBVR | Single 3.3V reset; adjustable delay (1–10 s); no 5V input or PBRST support | Designed for long-delay reset in low-power systems-not suitable for dual-rail coordination | Select when extended reset hold is required and 5V rail is supervised elsewhere |
Compared with MAX6326US33D3+ and TPS3808G33DBVR, DS1834AS+T&R uniquely integrates dual-voltage monitoring, pushbutton override, and matched 350 ms reset timing in one SOIC-8 package-eliminating inter-supervisor timing skew and reducing PCB area by >30%.
Availability
DS1834AS+T&R is available at Aetrix Electronics and suitable for industrial PLC controllers, medical diagnostic instruments, telecom edge routers, and automotive infotainment head units requiring stable component supply and long-term lifecycle support.
Supply support for DS1834AS+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (via acquisition of Maxim Integrated) designs high-performance analog, mixed-signal, and power management ICs for precision sensing, power integrity, and reliable system supervision.
The DS1834AS+T&R belongs to Maxim's EconoReset™ family-engineered specifically for cost-sensitive, space-constrained embedded systems needing dual-rail power monitoring without external passive components.
FAQ
What is the function of the 5V TOL and 3.3V TOL pins on the DS1834AS+T&R?
The 5V TOL and 3.3V TOL pins on the DS1834AS+T&R configure voltage detection thresholds: tying 5V TOL to GND sets 5V trip at 4.50–4.75 V (5% tolerance), while connecting it to 5VIN sets 4.25–4.49 V (10% tolerance). Similarly, 3.3V TOL selects 2.80–2.97 V (10%) or 2.47–2.64 V (20%). This eliminates external resistor networks and enables field-programmable trip points without redesigning the DS1834AS+T&R layout.
Does the DS1834AS+T&R require external pull-up resistors on its reset outputs?
No-the DS1834AS+T&R uses CMOS push-pull outputs and does not require external pull-ups. Its 5V RST and 3.3V RST pins actively drive high or low, delivering VOH ≥ VIN − 0.1 V and sinking up to 10 mA. This differs from the DS1834A variant (open-drain), confirming that DS1834AS+T&R simplifies design by removing two external resistors versus DS1834A implementations.
How long does the DS1834AS+T&R hold reset after power returns to tolerance?
The DS1834AS+T&R holds both 5V RST and 3.3V RST active for 200–500 ms after the monitored supply returns to tolerance, with typical duration of 350 ms. This timing is internally generated and independent of external capacitors-ensuring consistent reset hold across temperature (-40°C to +85°C) and voltage variations, critical for reliable DS1834AS+T&R deployment in industrial environments.
Can the DS1834AS+T&R operate if only one supply rail is present?
Yes-the DS1834AS+T&R operates with either 5VIN or 3.3VIN present (≥1.2 V), drawing internal power from the higher rail. If only 3.3VIN is applied, the 5V RST remains valid but inactive unless 5VIN is restored; conversely, with only 5VIN, the 3.3V RST stays inactive. This rail-flexible behavior makes DS1834AS+T&R suitable for partial-power scenarios like hot-swap modules or modular backplanes.
What is the maximum allowable slew rate for the supply inputs on the DS1834AS+T&R?
The DS1834AS+T&R specifies a maximum VCC slew rate of 300 µs between VINTP(MIN) and VINTP(MAX) to ensure accurate trip point detection without false triggering. For example, transitioning from 4.25 V to 4.75 V must occur over ≥300 µs. Faster edges may cause metastable comparator behavior-so designers should verify input ramp rates in DS1834AS+T&R applications involving fast-switching DC/DC converters or unfiltered lab supplies.
DS1834AS+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- EconoReset
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 3.3V, 5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 200ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1834AS+T&R FAQ
1.How can I place an order for DS1834AS+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1834AS+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1834AS+T&R reliable?
The price and inventory of DS1834AS+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1834AS+T&R is usually 5 days.
3.What payment methods are accepted for DS1834AS+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1834AS+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1834AS+T&R?
DS1834AS+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1834AS+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1834AS+T&R?
For technical support, including DS1834AS+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1834AS+T&R requirements.
6.How does Aetrix verify that DS1834AS+T&R is sourced from the original manufacturer or authorized distributors?
All DS1834AS+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1834AS+T&R meets industry standards.
7.What is the process for return or replacement of DS1834AS+T&R?
All DS1834AS+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1834AS+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1834AS+T&R part is unused and in its original packaging.
Return procedure for DS1834AS+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1834AS+T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
