Analog Devices Inc./Maxim Integrated DS1834AU/T&R
- Part No.:
- DS1834AU/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
DS1834AU/T&R.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 8UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:3,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1834AU/T&R from Maxim Integrated (now Analog Devices) is a dual-voltage power-on reset supervisor IC monitoring both 5V and 3.3V supplies, featuring pushbutton reset override, 350 ms reset pulse width, ±1% trip point accuracy at 5V (TOL=GND), and CMOS push-pull outputs. It serves as a system-level power integrity guardian in embedded controllers requiring dual-rail supervision.
For engineers reviewing the DS1834AU/T&R datasheet, DS1834AU/T&R pinout, DS1834AU/T&R application, or DS1834AU/T&R equivalent, key selection considerations include dual-supply tolerance configuration (5%/10% or 10%/20%), internal 40 kΩ PBRST pull-up, guaranteed reset assertion during VCC transients down to 1.2 V, and compatibility with SOIC-8 packaging for industrial PCB layouts.
Technical Context
The DS1834AU/T&R integrates two independent voltage monitors with selectable input tolerances via dedicated TOL pins-5V TOL tied to GND sets ±5% trip (4.50–4.75 V), while tied to 5VIN sets ±10% (4.25–4.49 V); similarly, 3.3V TOL selects ±10% (2.80–2.97 V) or ±20% (2.47–2.64 V). Its internal power selector draws operating current from the higher of 5VIN or 3.3VIN.
Reset outputs are active-low CMOS push-pull (DS1834 variant), eliminating external pull-ups. The PBRST pin features internal 40 kΩ pull-up and hardware debouncing, asserting both resets for 200–500 ms after release. Output validity is maintained down to 1.2 V supply, with optional RST-to-GND resistor enabling valid state at 0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| 5V Supply Trip Point (TOL=GND) | 4.50–4.75 V - ensures reliable reset assertion when 5V rail drops below 4.5 V under tight-tolerance systems |
| 3.3V Supply Trip Point (TOL=GND) | 2.80–2.97 V - guarantees reset activation before 3.3V logic fails in low-noise embedded applications |
| Reset Pulse Width | 200–500 ms - provides sufficient hold time for microcontroller initialization and memory stabilization |
| Operating Current (5.5V) | 50 µA - enables ultra-low-power supervision in battery-backed or energy-constrained systems |
| Supply Input Range | 1.2–5.5 V per rail - supports operation during brown-out conditions and partial power-up sequences |
| PBRST Debounce & Timing | 2 ms minimum low pulse, 350 ms post-release assertion - prevents spurious resets from mechanical switch bounce |
| Output Type | CMOS push-pull - eliminates need for external pull-up resistors on RST lines, reducing BOM count |
Pinout & Package
DS1834AU/T&R is supplied in 8-pin SOIC (150-mil) package, RoHS-compliant and tape-and-reel packaged for automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 5VIN | 5V Power Supply Input | Main 5V rail connection; source for internal bias and 5V reset logic |
| 5V RST | 5V Reset Output | Active-low push-pull output asserting reset to 5V-domain processors upon undervoltage |
| 5V TOL | 5V Tolerance Select | Configures 5V trip threshold: GND = ±5%, 5VIN = ±10% |
| GND | Ground Reference | Common return path for all analog and digital circuitry; required for accurate voltage sensing |
| 3.3VIN | 3.3V Power Supply Input | Main 3.3V rail connection; used for 3.3V monitoring and internal power selection |
| 3.3V RST | 3.3V Reset Output | Active-low push-pull output asserting reset to 3.3V-domain logic or peripherals |
| 3.3V TOL | 3.3V Tolerance Select | Configures 3.3V trip threshold: GND = ±10%, 3.3VIN = ±20% |
| PBRST | Pushbutton Reset Input | Internally pulled up to higher VIN (40 kΩ); asserts both resets when pulled low ≥2 ms |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneous supervision of 5V and 3.3V rails with individually configurable thresholds avoids single-point failure in mixed-voltage systems |
| Selectable trip tolerances | Hardware-configurable ±5%/±10% (5V) and ±10%/±20% (3.3V) via TOL pin strapping eliminates firmware dependency for margin tuning |
| Internal power selector | Draws operating current from higher of 5VIN or 3.3VIN - ensures continuous supervision even if one rail collapses first |
| Debounced pushbutton interface | Integrated 40 kΩ pull-up and timing circuitry removes need for external RC debounce network and reduces layout area |
| Valid output down to 1.2 V | Guarantees deterministic reset state during slow power-down or brown-out, preventing undefined processor behavior |
Applications
| Industrial PLC Controller | Medical Diagnostic Device |
|---|---|
Use Scenario: Dual-rail microcontroller system powered by isolated 5V and 3.3V DC/DC converters in harsh EMI environments. IC Role / Device Role / Timing Role: DS1834AU/T&R acts as primary power-fail detector and manual reset arbiter, coordinating reset sequencing across voltage domains. Use Value: Prevents firmware corruption during transient line sags by asserting both resets within 2 µs of VCC deviation, with 350 ms hold time ensuring full MCU boot completion. | Use Scenario: Portable ultrasound unit with battery-backed 3.3V FPGA and 5V analog front-end, requiring fail-safe power sequencing. IC Role / Device Role / Timing Role: DS1834AU/T&R supervises both rails and provides clinician-accessible hardware reset via tactile button without software intervention. Use Value: Internal debouncing and 2 ms PBRST threshold eliminate false triggers from hand vibration; ±5% 5V tolerance ensures clean reset before ADC reference drift exceeds spec. |
| Automotive Infotainment Head Unit | Telecom Base Station Management Card |
Use Scenario: 12V automotive system with local 5V/3.3V regulation, exposed to load-dump and cold-crank transients. IC Role / Device Role / Timing Role: DS1834AU/T&R monitors post-regulator rails and initiates controlled shutdown/reset during undervoltage events. Use Value: Valid output down to 1.2 V allows sustained reset assertion through cold-crank dips to 3V, preventing partial boot and EEPROM corruption. | Use Scenario: Hot-swap capable management card with redundant 5V/3.3V supplies and field-serviceable reset capability. IC Role / Device Role / Timing Role: DS1834AU/T&R provides synchronized reset to ARM SoC and CPLD supervisors, with TOL pins configured for ±10% margins matching telecom power specs. Use Value: Push-pull RST outputs drive multiple loads directly; no external pull-ups reduce thermal stress on dense BGA routing layers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply reset supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326US31D3+ | Single 3.1V reset only; no 5V monitoring or PBRST; open-drain output requires pull-up | Limited to single-rail 3.3V systems; lacks manual reset and dual-supply coordination | Choose only if supervising 3.3V-only designs with space constraints and no pushbutton requirement |
| TPS3808G33DBVR | Single 3.3V reset; adjustable delay (0–10 s); no 5V input or TOL configuration; push-pull output | Designed for programmable reset timing in low-power IoT nodes; no dual-rail support | Select when precise, user-adjustable reset timeout is critical and 5V supervision is handled separately |
Compared with MAX6326US31D3+ and TPS3808G33DBVR, DS1834AU/T&R uniquely delivers integrated dual-rail monitoring with hardware-selectable tolerances and pushbutton override in a single SOIC-8 package-enabling compact, robust reset architecture without external components or firmware coordination.
Availability
DS1834AU/T&R is available at Aetrix Electronics and suitable for industrial PLC controllers, medical diagnostic devices, automotive infotainment head units, and telecom base station management cards requiring stable component supply and long-term lifecycle assurance.
Supply support for DS1834AU/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (via acquisition of Maxim Integrated) designs precision analog, mixed-signal, and power management ICs for high-reliability industrial, automotive, and medical applications.
The DS1834AU/T&R belongs to Maxim's EconoReset™ family, engineered specifically for cost-sensitive yet robust dual-voltage system supervision where discrete reset solutions would increase board area and BOM complexity.
FAQ
What is the function of the 5V TOL and 3.3V TOL pins on the DS1834AU/T&R?
The 5V TOL and 3.3V TOL pins on the DS1834AU/T&R configure the voltage trip thresholds for their respective rails. When tied to GND, 5V TOL selects ±5% tolerance (4.50–4.75 V), and 3.3V TOL selects ±10% (2.80–2.97 V); when tied to their supply inputs, they select ±10% and ±20% respectively. This hardware-based configuration eliminates firmware dependencies and ensures deterministic reset behavior across temperature and voltage variations in the DS1834AU/T&R.
Does the DS1834AU/T&R require external pull-up resistors on its reset outputs?
No, the DS1834AU/T&R does not require external pull-up resistors on its 5V RST and 3.3V RST outputs because it uses CMOS push-pull drivers - unlike open-drain alternatives such as the DS1834A. This design reduces BOM count and simplifies layout. The DS1834AU/T&R variant specifically implements push-pull outputs, making external resistors unnecessary for standard operation, though a 100 kΩ resistor to GND can extend valid output down to 0 V if needed.
How does the DS1834AU/T&R handle power supply sequencing during startup?
During power-up, the DS1834AU/T&R holds both 5V RST and 3.3V RST active for approximately 350 ms after the monitored supplies reach their selected tolerance windows. This ensures stable power delivery before releasing reset to the microcontroller or FPGA. The internal power selector draws current from the higher of 5VIN or 3.3VIN, allowing the DS1834AU/T&R to remain functional even if one rail powers up significantly earlier than the other - a critical feature for asymmetric power architectures.
Can the DS1834AU/T&R operate with only one supply voltage present?
Yes, the DS1834AU/T&R can operate with only one supply voltage present - either 5VIN or 3.3VIN - as long as that supply is within 1.2–5.5 V. Its internal power selector automatically uses the higher available voltage for biasing, and the corresponding RST output remains fully functional. The unused rail's RST output stays inactive (high), and its TOL pin should be tied appropriately (GND or rail) to avoid floating nodes. This flexibility supports partial-power designs and graceful degradation modes in the DS1834AU/T&R.
What is the minimum pulse width required on PBRST to trigger a manual reset in the DS1834AU/T&R?
The DS1834AU/T&R requires a minimum low pulse width of 2 ms on the PBRST pin to register a valid manual reset command. This specification is guaranteed across -40°C to +85°C and ensures immunity to mechanical switch bounce. Once detected, both 5V RST and 3.3V RST are asserted and held active for 200–500 ms after PBRST returns high - providing consistent, debounced reset timing without external circuitry. This behavior is intrinsic to the DS1834AU/T&R's internal logic and does not depend on external components.
DS1834AU/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- EconoReset
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 3.3V, 5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 200ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-uMAX/uSOP
DS1834AU/T&R FAQ
1.How can I place an order for DS1834AU/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1834AU/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1834AU/T&R reliable?
The price and inventory of DS1834AU/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1834AU/T&R is usually 5 days.
3.What payment methods are accepted for DS1834AU/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1834AU/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1834AU/T&R?
DS1834AU/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1834AU/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1834AU/T&R?
For technical support, including DS1834AU/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1834AU/T&R requirements.
6.How does Aetrix verify that DS1834AU/T&R is sourced from the original manufacturer or authorized distributors?
All DS1834AU/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1834AU/T&R meets industry standards.
7.What is the process for return or replacement of DS1834AU/T&R?
All DS1834AU/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1834AU/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1834AU/T&R part is unused and in its original packaging.
Return procedure for DS1834AU/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1834AU/T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

