Analog Devices Inc./Maxim Integrated DS1834AX/T&R
- Part No.:
- DS1834AX/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1834AX/T&R.pdf
- Description:
- DUAL ECONORESET WITH PUSHBUTTON
- Quantity:
- Payment:

- Shipping:

Inventory:400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1834AX/T&R from Maxim Integrated is a dual-voltage power-on reset supervisor IC monitoring both 5V and 3.3V supplies with independent tolerance selection, pushbutton reset override, and CMOS push-pull outputs. It asserts active-low reset signals for each supply during out-of-tolerance conditions or manual override, maintains reset for 350 ms after recovery, and draws internal current from the higher of the two input voltages. Used in embedded systems requiring reliable dual-rail power sequencing and fail-safe boot initialization.
For engineers reviewing the DS1834AX/T&R datasheet, DS1834AX/T&R pinout, DS1834AX/T&R application, or DS1834AX/T&R equivalent, key selection criteria include dual-supply trip point configurability (5%–10% for 5VIN, 10%–20% for 3.3VIN), 350 ms reset timeout, pushbutton debouncing, operating temperature range (−40°C to +85°C), and SOIC-8 package compatibility with tape-and-reel delivery.
Technical Context
The DS1834AX/T&R integrates two independent voltage comparators with precision temperature-compensated references, enabling simultaneous monitoring of 5VIN and 3.3VIN against user-selectable thresholds via dedicated TOL pins. Each comparator drives a dedicated open-drain or push-pull reset output-DS1834A variant uses NMOS open-drain outputs requiring external pull-ups, while DS1834 and DS1834D use CMOS push-pull outputs.
Its internal power-fail logic prioritizes the higher input voltage (5VIN or 3.3VIN) for biasing, and the PBRST pin features internal 40 kΩ pull-up and hardware debounce. Reset assertion timing is guaranteed at 200–500 ms, with noise immunity rejecting pulses <2 µs, ensuring robust operation during power transients.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | 5VIN and 3.3VIN monitored independently; internal bias drawn from higher voltage input |
| 5VIN Trip Point | 4.50–4.75 V (TOL=GND) or 4.25–4.49 V (TOL=5VIN); enables ±5% or ±10% tolerance selection |
| 3.3VIN Trip Point | 2.80–2.97 V (TOL=GND) or 2.47–2.64 V (TOL=3.3VIN); enables ±10% or ±20% tolerance selection |
| Reset Timeout | 200–500 ms after VCC returns to tolerance; ensures stable system boot before release |
| Operating Temp | −40°C to +85°C; qualified for industrial-grade embedded and control applications |
| Output Type | Open-drain NMOS outputs (DS1834A); requires external pull-up resistors for valid logic levels |
| Pushbutton Input | PBRST pin with 40 kΩ internal pull-up and ≥2 ms debounce; triggers synchronized dual-reset |
Pinout & Package
DS1834AX/T&R is supplied in an 8-pin SOIC (150-mil) package, RoHS-compliant, tape-and-reel format (2500/reel). Pinout matches standard DS1834A configuration with dedicated inputs/outputs for dual-supply monitoring and manual reset.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 5VIN | 5V Supply Input | Primary 5V rail input; used for bias and trip point reference when higher than 3.3VIN |
| 5V RST | 5V Reset Output | Active-low open-drain output; requires external pull-up to appropriate logic rail |
| 5V TOL | 5V Tolerance Select | Connect to GND for ±5% trip (4.50–4.75 V) or to 5VIN for ±10% trip (4.25–4.49 V) |
| GND | Ground Reference | Common return for all analog and digital circuitry; must be low-impedance |
| 3.3VIN | 3.3V Supply Input | Primary 3.3V rail input; used for bias and trip point reference when higher than 5VIN |
| 3.3V RST | 3.3V Reset Output | Active-low open-drain output; requires external pull-up to appropriate logic rail |
| 3.3V TOL | 3.3V Tolerance Select | Connect to GND for ±10% trip (2.80–2.97 V) or to 3.3VIN for ±20% trip (2.47–2.64 V) |
| PBRST | Pushbutton Reset Input | Internally pulled up to higher VIN with 40 kΩ; pulling low ≥2 ms initiates synchronized dual-reset |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitors | Separate 5VIN and 3.3VIN comparators with user-configurable trip points via TOL pins |
| Configurable tolerance selection | Two discrete tolerance options per rail (±5%/±10% for 5V; ±10%/±20% for 3.3V) without external components |
| Hardware-debounced pushbutton input | PBRST pin includes internal 40 kΩ pull-up and ≥2 ms debounce, eliminating need for external RC filtering |
| Guaranteed 350 ms reset timeout | Fixed delay ensures processor and peripherals stabilize before reset release, meeting boot reliability requirements |
| Wide input voltage support | Operates with either supply as low as 1.2 V; maintains valid reset state even during brown-out transitions |
Applications
| Industrial PLC Controller | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Power-up sequencing and brown-out detection in programmable logic controllers with mixed 5V and 3.3V logic domains. IC Role / Device Role / Timing Role: Dual-rail supervisor generating synchronized active-low reset pulses for microcontroller and FPGA configuration logic. Use Value: Prevents partial initialization or metastable states by holding both domains in reset until both supplies are within tolerance and stabilized for ≥350 ms. |
Use Scenario: Reliable boot assurance in portable ultrasound or patient monitor systems where power integrity directly impacts safety-critical firmware execution. IC Role / Device Role / Timing Role: Voltage monitor and manual reset coordinator ensuring deterministic startup after battery swap or AC reconnection. Use Value: Eliminates need for discrete reset ICs and RC networks, reducing BOM count while guaranteeing 350 ms minimum reset hold time per IEC 62304 power-up requirements. |
| Telecom Base Station Card | Automotive Infotainment Head Unit |
|
Use Scenario: Hot-swap power management on line cards with redundant 5V/3.3V DC-DC rails and field-serviceable reset access. IC Role / Device Role / Timing Role: Dual-supply monitor with pushbutton override enabling technician-initiated safe reboot without power cycling. Use Value: Internal PBRST debounce and synchronized dual-output assertion prevent race conditions between processor and peripheral resets during service events. |
Use Scenario: Power supervision in head units with separate 5V MCU core and 3.3V display/audio subsystems subject to automotive load-dump transients. IC Role / Device Role / Timing Role: Fault-tolerant reset generator asserting both domain resets during voltage sags below configurable thresholds. Use Value: Configurable 5VIN/3.3VIN trip points allow adaptation to vehicle-specific battery profiles (e.g., 4.25 V min for cold-crank scenarios). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply reset supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326–MAX6328 series | Single-supply supervisors only; no integrated dual-rail monitoring or shared PBRST logic | Requires two separate ICs and external OR-ing for synchronized reset; increases board area and component count | Select when only one rail needs supervision or when legacy single-supply design reuse is required |
| TPS3808G33 | 3.3V-only supervisor with adjustable delay; lacks 5V monitoring, TOL select, or dual-output capability | Cannot replace DS1834AX/T&R in dual-rail systems without adding secondary supervisor and logic coordination | Choose for cost-sensitive 3.3V-only applications where 350 ms fixed delay and pushbutton override are sufficient |
Compared with MAX6326–MAX6328 and TPS3808G33, the DS1834AX/T&R uniquely integrates dual-rail monitoring, user-selectable trip tolerances per rail, and hardware-synchronized pushbutton reset in a single SOIC-8 package-reducing design complexity, PCB footprint, and qualification effort for mixed-voltage embedded systems.
Availability
DS1834AX/T&R is available at Aetrix Electronics and suitable for industrial PLC controllers, medical diagnostic equipment, telecom base station cards, and automotive infotainment head units requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for DS1834AX/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, medical, communications, and automotive applications, emphasizing high reliability and integration.
The DS1834AX/T&R belongs to the EconoReset™ family of power-supply supervisors, engineered specifically for cost-effective, space-constrained dual-rail systems needing configurable voltage monitoring and deterministic reset timing without external passive components.
FAQ
What is the function of the 5V TOL and 3.3V TOL pins on the DS1834AX/T&R?
The 5V TOL and 3.3V TOL pins on the DS1834AX/T&R configure the voltage trip thresholds for their respective supplies. Connecting 5V TOL to GND selects a ±5% tolerance (4.50–4.75 V), while connecting it to 5VIN selects ±10% (4.25–4.49 V). Similarly, 3.3V TOL tied to GND sets ±10% (2.80–2.97 V), and to 3.3VIN sets ±20% (2.47–2.64 V). This eliminates external resistor dividers and allows field-programmable trip points without changing the DS1834AX/T&R hardware.
Does the DS1834AX/T&R support operation when only one supply is present?
Yes, the DS1834AX/T&R remains functional with only 5VIN or only 3.3VIN applied, provided the active input is ≥1.2 V. Its internal circuitry draws bias from the higher available voltage, and the corresponding RST output will assert if that supply falls out of tolerance. The inactive supply's RST remains deasserted, and the PBRST function operates normally-making the DS1834AX/T&R suitable for transitional or single-rail legacy upgrades.
What external components are required for proper operation of the DS1834AX/T&R?
The DS1834AX/T&R requires external pull-up resistors on both 5V RST and 3.3V RST outputs (typically 10 kΩ) because it uses NMOS open-drain outputs. No external capacitors, resistors, or diodes are needed for voltage monitoring or reset timing-the 350 ms timeout, trip thresholds, and pushbutton debounce are fully internal. A simple momentary switch connected between PBRST and GND completes the manual reset interface.
How does the DS1834AX/T&R handle power-down sequences where both supplies collapse simultaneously?
During simultaneous power-down, the DS1834AX/T&R maintains valid reset assertion as long as at least one input remains ≥1.2 V. Its internal architecture ensures both RST outputs stay active until the last supply drops below this threshold. The device continues asserting reset even after both inputs fall to 0 V-provided external pull-ups maintain logic-high states-preventing premature release and ensuring clean shutdown of downstream logic.
Is the DS1834AX/T&R pin-compatible with other variants in the DS1834 family?
Yes, the DS1834AX/T&R shares identical pinout and footprint with all DS1834 family members in SOIC-8 packaging-including DS1834AS, DS1834AS+, and DS1834A. Differences lie solely in output type (open-drain vs. push-pull), RoHS compliance, and reel packaging; electrical behavior, pin functions, and layout are fully interchangeable, enabling drop-in replacement during qualification or sourcing shifts.
DS1834AX/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 2.55V, 4.38V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 200ms Minimum
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1834AX/T&R FAQ
1.How can I place an order for DS1834AX/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1834AX/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1834AX/T&R reliable?
The price and inventory of DS1834AX/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1834AX/T&R is usually 5 days.
3.What payment methods are accepted for DS1834AX/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1834AX/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1834AX/T&R?
DS1834AX/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1834AX/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1834AX/T&R?
For technical support, including DS1834AX/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1834AX/T&R requirements.
6.How does Aetrix verify that DS1834AX/T&R is sourced from the original manufacturer or authorized distributors?
All DS1834AX/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1834AX/T&R meets industry standards.
7.What is the process for return or replacement of DS1834AX/T&R?
All DS1834AX/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1834AX/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1834AX/T&R part is unused and in its original packaging.
Return procedure for DS1834AX/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1834AX/T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
