Analog Devices Inc./Maxim Integrated DS1836CS-10/T&R
- Part No.:
- DS1836CS-10/T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DS1836CS-10/T&R.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,909
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1836CS-10/T&R from Maxim Integrated is a 3.3V microprocessor supervisory circuit with power-switching, NMI generation, and precision reset timing. It monitors VCC for out-of-tolerance conditions, switches VOUT between VCC and VBAT at 2.6V/2.8V thresholds, asserts RST for 350ms after recovery, and triggers NMI when IN drops below 1.25V - used in PIC-based embedded systems requiring dual-supply failover and early power-fail warning.
For engineers reviewing the DS1836CS-10/T&R datasheet, DS1836CS-10/T&R pinout, DS1836CS-10/T&R application, or DS1836CS-10/T&R equivalent, key selection criteria include VCC trip point (2.88V typ), battery switchover hysteresis (0.1V), NMI response time (1μs), RST active duration (350ms), and SO-8 package compatibility with industrial temperature range (-40°C to +85°C).
Technical Context
The DS1836CS-10/T&R implements a dual-threshold comparator architecture for VCC monitoring: it asserts RST when VCC falls below 2.80–2.97V (trip) and releases only after VCC rises above 2.70–2.80V (return), delivering 0.1V hysteresis. Its internal bandgap reference (1.25V ±0.1V) drives both the RST comparator and the IN-sense comparator, enabling independent early-warning NMI generation at user-defined voltage points via external resistor dividers.
As a power-switching supervisor, DS1836CS-10/T&R uses push-pull RST output capable of valid logic states down to 0V VCC, while its VOUT rail automatically selects between VCC and VBAT based on real-time voltage comparison - with no external FETs or control logic required. The device operates across full 1.2V–5.5V supply ranges on both VCC and VBAT inputs, supporting true 3.3V system designs without level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Reset Trip Point | 2.80V to 2.97V - defines minimum operating voltage before forced reset in 3.3V systems |
| VCC Reset Return Point | 2.70V to 2.80V - ensures 0.1V hysteresis to prevent chatter during brownout recovery |
| RST Active Duration | 200–500ms - guarantees processor reset hold time sufficient for full power stabilization |
| IN Sense Trip Voltage | 1.15V to 1.35V - enables configurable early-warning NMI using external resistor divider |
| NMI Propagation Delay | 1μs - provides deterministic, sub-microsecond alert for critical shutdown sequencing |
| Operating Temp Range | -40°C to +85°C - validated for industrial-grade embedded deployment without derating |
| Supply Current (3.6V) | 30–50μA - enables ultra-low-power operation in battery-backed applications |
Pinout & Package
DS1836CS-10/T&R is packaged in an 8-pin SOIC (150-mil width), surface-mount package compliant with JEDEC MS-012. Pinout is identical across DS1836A/B/C/D variants and supports direct PCB footprint reuse.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main power supply input | Primary 3.3V system rail; monitored for reset assertion and used as VOUT source when above threshold |
| VBAT | Battery backup supply input | Secondary supply activated when VCC drops below 2.6V; powers VOUT and internal circuitry during main rail failure |
| NC | No-connect terminal | Unbonded pin; must remain unconnected per design - no pull-up/down or routing required |
| VOUT | Switched power output | Provides regulated system power derived from either VCC or VBAT, selected automatically by internal comparator |
| GND | Ground reference | Analog and digital common return; requires low-impedance connection to minimize noise coupling into sense path |
| IN | User-configurable sense input | High-impedance comparator input referenced to 1.25V internal bandgap; accepts divided-down voltage for early NMI |
| NMI | Open-drain non-maskable interrupt | Active-low signal requiring external 10kΩ pull-up; asserts before RST to initiate controlled shutdown |
| RST | Push-pull reset output | Drives microcontroller reset pin directly; maintains valid logic state even if VCC collapses to 0V |
Key Features
| Feature | Design Value |
|---|---|
| Dual-supply automatic switchover | Eliminates need for external diodes or MOSFET controllers by integrating bidirectional VCC/VBAT selection logic |
| Early-warning NMI with 1μs latency | Enables deterministic firmware response to incipient power loss - up to 350ms before RST assertion |
| Reset timing with guaranteed 350ms hold | Meets PIC and other microcontroller minimum reset pulse width requirements without external RC networks |
| 0V-valid RST output | Push-pull driver sustains defined logic state during complete VCC collapse, ensuring reliable reset release sequencing |
| Temperature-compensated 1.25V reference | Stable trip point across -40°C to +85°C enables accurate voltage monitoring without calibration |
Applications
| Industrial PLC I/O Module | PIC-Based Data Logger |
|---|---|
Use Scenario: Maintains real-time sensor data acquisition during AC mains interruption using supercapacitor or coin-cell backup. IC Role / Device Role / Timing Role: Supervisory controller providing VCC monitoring, battery switchover, and pre-reset NMI for graceful buffer flush. Use Value: Enables >200ms of deterministic shutdown time before RST activation, preserving unsaved measurements. | Use Scenario: Powers and resets a PIC16F877A-based environmental monitor running on 3.3V with lithium backup. IC Role / Device Role / Timing Role: Dual-role power manager and reset generator - supplies VDD, detects brownout, and asserts RST/NMI with precise thresholds. Use Value: Replaces 3 discrete components (voltage detector, switch FET, reset IC) while meeting Microchip's 3.3V reset spec. |
| Medical Infusion Pump Controller | Smart Energy Meter |
Use Scenario: Ensures safe motor shutdown and EEPROM save upon detection of primary 3.3V rail degradation. IC Role / Device Role / Timing Role: Safety-critical power supervisor generating NMI for emergency stop and RST for full reinitialization. Use Value: 1μs NMI latency and 0.1V hysteresis prevent false triggers during EMI-rich motor commutation events. | Use Scenario: Supports metrology SoC operation during utility power outage using backup battery and isolated sensing. IC Role / Device Role / Timing Role: Power integrity guardian that monitors both 3.3V logic rail and 5V analog supply via resistor-divided IN input. Use Value: Single-chip solution meets IEC 62056-21 tamper-detection timing requirements for backup switchover and event logging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326UT29D3+ | Fixed 2.93V reset threshold; no battery switchover or NMI output | Suitable only for basic reset generation - lacks power-switching and early-warning capability | Select when only reset supervision is needed and dual-supply operation is not required |
| TPS3808G33DBVR | 3.3V fixed reset; push-pull RST; no VOUT switching or NMI; 350ms timeout programmable | Requires external circuitry for battery backup management; no integrated sense interrupt | Choose for TI ecosystem designs where external power-path control already exists |
Compared with MAX6326UT29D3+ and TPS3808G33DBVR, DS1836CS-10/T&R uniquely integrates three functions - precision reset, automatic VCC/VBAT switchover, and early NMI - in one SO-8 package, reducing BOM count and eliminating layout complexity associated with discrete power-fail detection.
Availability
DS1836CS-10/T&R is available at Aetrix Electronics and suitable for industrial PLC I/O modules, PIC-based data loggers, medical infusion pump controllers, and smart energy meters requiring stable component supply with guaranteed long-term availability.
Supply support for DS1836CS-10/T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, communications, and computing applications, with emphasis on reliability and integration.
The DS1836 family targets microprocessor-based systems needing coordinated power monitoring, failover, and reset - specifically engineered for PIC and other 3.3V microcontrollers operating in harsh environments.
FAQ
What is the exact VCC reset threshold for DS1836CS-10/T&R?
The DS1836CS-10/T&R has a specified VCC reset trip point of 2.80V (min), 2.88V (typ), and 2.97V (max) - calibrated for 3.3V systems. This threshold is factory-trimmed and temperature-compensated, ensuring consistent behavior across the full -40°C to +85°C operating range without external adjustment. DS1836CS-10/T&R uses this value to assert RST during brownout and maintain it until VCC recovers above 2.70–2.80V.
Does DS1836CS-10/T&R support true 3.3V-only operation without 5V compatibility?
Yes, DS1836CS-10/T&R is explicitly designed for 3.3V systems: its VCC trip point (2.88V typ), switchover thresholds (2.6V/2.8V), and recommended operating conditions (VCC = 1.2V to 5.5V) fully accommodate 3.3V nominal rails. Unlike DS1836A/B variants, DS1836CS-10/T&R omits 5V-specific thresholds and is optimized for lower-voltage stability - confirmed by its "-10" suffix denoting the 3.3V-optimized version of the DS1836C series.
How does the NMI function work on DS1836CS-10/T&R, and what external components are required?
The NMI output on DS1836CS-10/T&R is an open-drain signal triggered when the voltage at the IN pin falls below 1.25V (1.15–1.35V range). A pull-up resistor (typically 10kΩ to VCC or VBAT) is mandatory for proper logic-level definition. The IN pin accepts user-defined sense points via external resistor dividers - for example, scaling a 5V rail to 1.25V using R1 = 260kΩ and R2 = 100kΩ. DS1836CS-10/T&R's 1μs NMI delay enables deterministic firmware response prior to RST activation.
Can DS1836CS-10/T&R maintain valid RST output when VCC drops to 0V?
Yes, DS1836CS-10/T&R features a push-pull RST output architecture that sustains valid logic states even when VCC collapses to 0V - provided VBAT remains active. This is achieved through internal charge-pump-assisted drive circuitry, allowing DS1836CS-10/T&R to hold RST low during full main-rail failure and release it cleanly once VCC recovers. No external pull-down resistor is required, though a 100kΩ resistor may be added to ensure robustness in zero-VCC edge cases.
What package type and tape-and-reel configuration does DS1836CS-10/T&R use?
DS1836CS-10/T&R is supplied in an 8-pin SOIC (SO-8) package with 150-mil body width and standard gull-wing leads, compliant with JEDEC MS-012. The "/T&R" suffix indicates tape-and-reel packaging: 2,500 units per reel, EIA-481-compliant carrier tape, and humidity-sensitive level 1 (non-dry-pack). This configuration supports automated SMT placement and is pin-compatible with all DS1836C/D variants in SO-8.
DS1836CS-10/T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- MicroManager
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.88V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 200ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
DS1836CS-10/T&R FAQ
1.How can I place an order for DS1836CS-10/T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1836CS-10/T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1836CS-10/T&R reliable?
The price and inventory of DS1836CS-10/T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1836CS-10/T&R is usually 5 days.
3.What payment methods are accepted for DS1836CS-10/T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1836CS-10/T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1836CS-10/T&R?
DS1836CS-10/T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1836CS-10/T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1836CS-10/T&R?
For technical support, including DS1836CS-10/T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1836CS-10/T&R requirements.
6.How does Aetrix verify that DS1836CS-10/T&R is sourced from the original manufacturer or authorized distributors?
All DS1836CS-10/T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1836CS-10/T&R meets industry standards.
7.What is the process for return or replacement of DS1836CS-10/T&R?
All DS1836CS-10/T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1836CS-10/T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1836CS-10/T&R part is unused and in its original packaging.
Return procedure for DS1836CS-10/T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1836CS-10/T&R Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
