Analog Devices Inc./Maxim Integrated DS1844E-010+
- Part No.:
- DS1844E-010+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Digital Potentiometers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DS1844E-010+.pdf
- Description:
- IC DGTL POT 10KOHM 64TAP 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,743
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1844E-010+ from Maxim Integrated is a quad-channel, volatile digital potentiometer with four independent 64-position linear resistor ladders (10 kΩ end-to-end), 2-wire/5-wire serial interface support, ±0.5 LSB absolute linearity, and operation from 2.7V to 5.5V across –40°C to +85°C. It serves as a precision analog trimming device in programmable gain amplifiers, sensor calibration circuits, and DC bias adjustment networks.
For engineers reviewing the DS1844E-010+ datasheet, DS1844E-010+ pinout, DS1844E-010+ application, or DS1844E-010+ equivalent, key selection considerations include wiper resistance (≤500 Ω), dual-interface flexibility (I²C-compatible 2-wire or shift-register 5-wire), volatile power-up behavior (wipers reset to mid-tap), and industrial temperature compliance.
Technical Context
The DS1844E-010+ implements four independent 6-bit wiper position registers controlling 63-resistor-element ladders. Each channel provides HX/LX/WX terminals with full 0–63 decimal wiper addressing via 8-bit data frames where MSB[7:6] select the potentiometer and LSB[5:0] set position. The device operates in either volatile 2-wire slave mode (I²C-compatible, up to 400 kHz) or 5-wire synchronous shift-register mode (up to 5 MHz).
Port Select (PS) pin determines interface mode: PS = low enables 5-wire control (R/W, RST, DIN, CLK, DOUT); PS = high enables 2-wire control (SDA, SCL, A0–A2 address pins). Wiper values are not retained after power loss, and all channels power up at position 32. End-terminal voltage compliance is limited to GND –0.5 V to VCC +0.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-End Resistance | 10 kΩ ±20% - defines maximum adjustable resistance range per channel; impacts gain scaling and current limiting capability. |
| Wiper Position Resolution | 64 positions (6-bit) - enables fine-grained analog tuning with 0.156% step resolution across full scale. |
| Absolute Linearity | ±0.5 LSB - ensures ≤0.78% full-scale voltage error in voltage-divider configurations; critical for precision calibration. |
| Supply Voltage Range | 2.7 V to 5.5 V - supports direct integration into 3.3 V and 5 V logic/system rails without level-shifting. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded systems including motor controls and instrumentation. |
| Interface Options | 2-wire I²C-compatible (100/400 kHz) and 5-wire synchronous serial - allows flexible host MCU interface choice without protocol translation. |
| Wiper Resistance | 250 Ω to 500 Ω - limits signal path degradation in high-impedance feedback loops; affects THD in audio applications. |
Pinout & Package
DS1844E-010+ is available in 20-pin SOIC (300-mil) and TSSOP (173-mil) packages. Pin functions differ by selected interface mode (PS pin state).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | Supplies core logic and resistor ladder; must be decoupled locally due to transient current during wiper updates. |
| GND | Ground reference | Analog and digital ground common point; separation from noisy system GND improves wiper voltage accuracy. |
| PS | Interface mode selector | Low = 5-wire mode; high = 2-wire mode; must be stable before SDA/SCL or RST activity begins. |
| A0–A2 | 2-wire slave address bits | Set unique I²C address (up to 8 devices on same bus); tied to VCC/GND per board layout requirements. |
| H0–H3 | High-end terminals | Connect to positive reference or supply rail in voltage-divider or rheostat configurations. |
| L0–L3 | Low-end terminals | Connect to ground or negative reference; define lower bound of resistive element chain. |
| W0–W3 | Wiper outputs | Provide adjustable tap point; routed to op-amp inputs, ADC references, or bias nodes requiring dynamic tuning. |
| SDA / DIN | Data I/O (2-wire) / Data In (5-wire) | Bi-directional open-drain (2-wire) or unidirectional CMOS input (5-wire); requires pull-up on SDA. |
| SCL / CLK | Clock input (2-wire) / Clock input (5-wire) | Synchronous timing source; 2-wire supports standard/fast mode; 5-wire supports up to 5 MHz clock rate. |
Key Features
| Feature | Design Value |
|---|---|
| Four independent 10 kΩ pots | Enables simultaneous multi-channel trimming (e.g., dual-op-amp gain + offset + filter tuning) on single IC. |
| Dual serial interface support | Eliminates need for external protocol translators; 2-wire reduces MCU GPIO count; 5-wire offers higher speed and deterministic timing. |
| Volatile wiper registers | Guarantees known startup state (position 32) - simplifies power-on initialization and avoids undefined analog output conditions. |
| ±0.25 LSB relative linearity | Ensures monotonic response between adjacent steps - essential for closed-loop control and DAC-like ramp applications. |
| Industrial temperature range | Validated operation from –40°C to +85°C - suitable for deployment in factory automation, outdoor sensors, and automotive under-hood modules. |
Applications
| Programmable Gain Amplifier | Sensor Signal Conditioning |
|---|---|
|
Use Scenario: Adjusting feedback resistor ratio in an op-amp circuit to dynamically scale sensor output voltage before ADC sampling. IC Role / Device Role / Timing Role: DS1844E-010+ acts as digitally reconfigurable feedback network; each pot sets Rf/Rin ratio independently per channel. Use Value: Enables real-time gain switching without mechanical potentiometers or discrete resistor arrays - improving system calibration speed and long-term stability. |
Use Scenario: Compensating for offset and span drift in bridge-based pressure or load-cell sensors across temperature. IC Role / Device Role / Timing Role: DS1844E-010+ provides two-channel offset nulling (L/H terminals) and two-channel gain adjustment (wiper-to-H/L paths) in analog front-end. Use Value: Achieves <±0.1% full-scale calibration accuracy using factory-trimmed lookup tables loaded via I²C at startup. |
| DC Bias Control for RF Front-End | Audio Tone Control Network |
|
Use Scenario: Setting quiescent current and gate voltage for GaAs FETs or SiGe amplifiers in wireless transceivers. IC Role / Device Role / Timing Role: DS1844E-010+ configures bias resistors in series with VGS or emitter degeneration paths; wiper position sets DC operating point. Use Value: Allows adaptive bias optimization during thermal events or process variation - maintaining P1dB and noise figure within spec. |
Use Scenario: Implementing software-controlled bass/treble equalization in analog audio paths prior to codec input. IC Role / Device Role / Timing Role: DS1844E-010+ forms part of passive RC ladder networks where wiper position adjusts frequency-dependent attenuation. Use Value: Delivers smooth, glitch-free tone adjustment with no audible zipper noise - enabled by 64-step resolution and low wiper resistance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | Non-volatile EEPROM storage; 256-step resolution; I²C-only interface; 10 kΩ end-to-end; ±30% tolerance. | Supports power-loss retention of last wiper settings; lacks 5-wire interface option; higher step count but looser resistance tolerance. | Select AD5242BRUZ10 when persistent wiper state is required and I²C-only connectivity suffices. |
| MCP42010-I/P | Volatile operation; SPI interface only; 10 kΩ end-to-end; ±20% tolerance; 8-bit wiper (256 steps); 10 µA standby current. | Requires SPI-capable MCU; offers finer resolution than DS1844E-010+ but no 2-wire compatibility; lower quiescent current. | Select MCP42010-I/P when SPI is preferred over I²C or 5-wire, and higher resolution outweighs dual-interface flexibility. |
Compared with DS1844E-010+, AD5242BRUZ10 adds non-volatility at the cost of interface flexibility and tighter linearity, while MCP42010-I/P trades dual-interface support for higher resolution and lower power - making DS1844E-010+ optimal for mixed-protocol industrial systems needing guaranteed mid-tap startup and robust analog performance.
Availability
DS1844E-010+ is available at Aetrix Electronics and suitable for programmable gain amplifiers, sensor signal conditioning circuits, and DC bias control networks requiring stable component supply, consistent parametric performance, and long-term industrial temperature reliability.
Supply support for DS1844E-010+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The DS1844E-010+ belongs to Maxim's digital potentiometer product line, engineered for high-accuracy analog trimming in systems where software-defined calibration replaces manual adjustment - targeting test equipment, medical instrumentation, and factory automation.
FAQ
What interface protocols does the DS1844E-010+ support?
The DS1844E-010+ supports two mutually exclusive serial interfaces selected by the PS pin: a 5-wire synchronous shift-register interface (R/W, RST, DIN, CLK, DOUT) and a 2-wire I²C-compatible interface (SDA, SCL, plus A0–A2 address pins). Both allow full 64-position wiper control, but timing, pin mapping, and MCU driver requirements differ significantly. DS1844E-010+ does not support SPI or UART natively.
Does the DS1844E-010+ retain wiper settings after power cycling?
No, the DS1844E-010+ is a volatile digital potentiometer. All four wiper registers reset to position 32 (mid-tap) on power-up. This behavior ensures predictable startup conditions but requires host firmware to reinitialize wiper positions after each power cycle. DS1844E-010+ contains no EEPROM or non-volatile memory.
What is the maximum clock frequency supported by the DS1844E-010+ in 5-wire mode?
In 5-wire serial mode, the DS1844E-010+ supports a maximum CLK frequency of 5 MHz, as specified in the AC Electrical Characteristics table. At this rate, each 8-bit wiper update completes in ≤1.6 µs. Timing margins require tDC ≥30 ns setup and tCDH ≥0 ns hold time; actual achievable speed depends on PCB routing and drive strength.
Can the DS1844E-010+ be used as a rheostat or only as a potentiometer?
Yes, the DS1844E-010+ can be configured as either a three-terminal potentiometer (HX–WX–LX) or a two-terminal rheostat (e.g., HX–WX or WX–LX). When used as a rheostat, its temperature coefficient is 650 ppm/°C; as a voltage divider, effective TC drops to ~30 ppm/°C. Terminal connections must respect voltage limits: GND –0.5 V to VCC +0.5 V.
What are the absolute maximum ratings for DS1844E-010+ supply voltage and operating temperature?
The DS1844E-010+ has an absolute maximum supply voltage of –1.0 V to +7.0 V on any pin relative to GND, though recommended DC operation is strictly 2.7 V to 5.5 V. Its absolute maximum operating temperature is –40°C to +85°C - matching its rated industrial temperature range. Exceeding these limits risks permanent damage or accelerated parametric drift.
DS1844E-010+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 64
- Resistance (Ohms):
- 10k
- Interface:
- I2C, Serial
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 750ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 250
DS1844E-010+ FAQ
1.How can I place an order for DS1844E-010+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1844E-010+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1844E-010+ reliable?
The price and inventory of DS1844E-010+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1844E-010+ is usually 5 days.
3.What payment methods are accepted for DS1844E-010+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1844E-010+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1844E-010+?
DS1844E-010+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1844E-010+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1844E-010+?
For technical support, including DS1844E-010+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1844E-010+ requirements.
6.How does Aetrix verify that DS1844E-010+ is sourced from the original manufacturer or authorized distributors?
All DS1844E-010+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1844E-010+ meets industry standards.
7.What is the process for return or replacement of DS1844E-010+?
All DS1844E-010+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1844E-010+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1844E-010+ part is unused and in its original packaging.
Return procedure for DS1844E-010+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1844E-010+ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

