Analog Devices Inc./Maxim Integrated DS1846E-010+
- Part No.:
- DS1846E-010+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Digital Potentiometers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DS1846E-010+.pdf
- Description:
- IC DGTL POT 10K/100KOHM 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,337
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1846E-010+ from Maxim Integrated is a nonvolatile tri-potentiometer, 248-byte EEPROM, and MicroMonitor IC integrating two 10kΩ/100-position and one 100kΩ/256-position digital potentiometers, precision voltage monitoring, pushbutton reset, and NMI generation - all in a single 20-pin TSSOP package for embedded power supervision and analog biasing applications.
For engineers reviewing the DS1846E-010+ datasheet, DS1846E-010+ pinout, DS1846E-010+ application, or DS1846E-010+ equivalent, key selection considerations include its dual-voltage-monitoring capability (VCC and IN), hardware write-protection via WP pin, 2-wire interface compatibility with 100kHz/400kHz modes, and guaranteed industrial temperature operation from –40°C to +85°C.
Technical Context
The DS1846E-010+ implements a dedicated MicroMonitor subsystem with independent VCC trip point (4.15–4.40V) and user-configurable IN input threshold (1.15–1.25V), enabling early power-fail warning and dual-level supply supervision. Its 2-wire interface operates in both standard (100kHz) and fast (400kHz) modes with open-drain SDA/SCL and internal pullups on WP and PBRST.
Three digitally controlled potentiometers are mapped to fixed EEPROM addresses (F8h–FAh): Pot1 (100kΩ, 256-step, 00h–FFh), Pot0/Pot2 (10kΩ, 100-step, 00h–63h). Wiper settings persist across power cycles via NV storage, and all resistor terminals tolerate voltages from GND–0.3V to VCC+0.3V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5V to 5.5V - supports standard 5V systems with ±10% tolerance; no external regulation required. |
| VCC Trip Point | 4.15V to 4.40V - triggers RST/RST and NMI during brownout; enables reliable microprocessor reset sequencing. |
| IN Input Threshold | 1.15V to 1.25V - configurable secondary voltage monitor via external resistor divider for custom supply rails. |
| Potentiometer Resolution | 100-step (10kΩ) and 256-step (100kΩ) - provides fine-grained analog bias control for laser diodes, sensor offsets, or amplifier gains. |
| EEPROM Capacity | 248 bytes user memory + 3 wiper registers + 5 reserved - stores calibration data, system ID, or configuration without external memory. |
| 2-Wire Interface Speed | 100kHz standard / 400kHz fast mode - compatible with legacy and high-speed microcontrollers; no protocol translation needed. |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments including motor drives, PLCs, and telecom infrastructure. |
Pinout & Package
Package: 20-pin Thin Shrink Small Outline Package (TSSOP), 0.65mm pitch, body size 6.5mm × 4.4mm - surface-mount compatible with automated assembly and space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power-supply input | Accepts 4.5V–5.5V; powers all internal blocks including MicroMonitor comparators and EEPROM. |
| GND | Ground reference | Common return for analog and digital sections; must be low-impedance for accurate voltage monitoring. |
| SDA | 2-wire serial data I/O | Open-drain bidirectional bus line; requires external pullup; supports multi-drop addressing with A0. |
| SCL | 2-wire serial clock input | Master-generated clock; rising edge latches data in, falling edge clocks data out. |
| WP | Hardware write-protect input | Low = enable writes to EEPROM/pot settings; open or high = permanent protection against accidental overwrite. |
| A0 | Device address select | Configures LSB of 7-bit slave address (101000A0); allows up to two DS1846E-010+ on same bus. |
| H0/H1/H2 | Potentiometer high-end terminals | Connect to upper voltage rail; max voltage = VCC; not required to be higher than Lx terminals. |
| L0/L1/L2 | Potentiometer low-end terminals | Connect to lower voltage rail or ground; max voltage = VCC; not required to be lower than Hx terminals. |
| W0/W1/W2 | Potentiometer wiper outputs | Digitally controlled variable taps; wiper position stored nonvolatily at F9h/F8h/FAh respectively. |
| PBRST | Pushbutton reset input | Active-low, internally debounced; generates tRST-minimum reset pulses on release for clean processor initialization. |
| NMI | Nonmaskable interrupt output | Active-low open-drain signal; asserts on IN or VCC undervoltage for early power-fail warning. |
| IN | Secondary voltage sense input | High-impedance comparator input; sets custom trip point using external R1/R2 divider per Figure 4. |
| RST | Active-low reset output | Drives microprocessor RESET#; held active ≥200ms after VCC recovery to ensure stable boot. |
| RST | Active-high reset output | Drives microprocessor RESET; complementary to active-low RST; same timing behavior. |
Key Features
| Feature | Design Value |
|---|---|
| Triple Nonvolatile Potentiometers | Two 10kΩ/100-step + one 100kΩ/256-step pots with NV wiper storage - eliminates manual trimmers and enables field recalibration. |
| Dual Independent Voltage Monitoring | VCC comparator (4.3V typ) + user-programmable IN comparator (1.2V typ) - supports primary supply supervision and auxiliary rail monitoring in one IC. |
| Hardware Write Protection | WP pin disables all EEPROM and pot writes when high - prevents corruption during firmware updates or transient noise events. |
| Integrated Pushbutton Reset | PBRST input with internal debounce and fixed tRST delay - removes need for external RC networks or dedicated reset ICs. |
| 248-Byte User EEPROM | General-purpose memory (00h–F7h) plus dedicated wiper registers (F8h–FAh) - stores calibration coefficients, device serial numbers, or system state. |
Applications
| Laser Diode Bias Control | Industrial Sensor Calibration |
|---|---|
Use Scenario: Precise current control for fiber-optic transmitter lasers requiring stable optical output over temperature and lifetime. IC Role / Device Role / Timing Role: DS1846E-010+ configures laser bias current via 100kΩ potentiometer while storing factory-calibrated offset values in EEPROM. Use Value: Eliminates manual potentiometer adjustment; enables closed-loop recalibration using stored coefficients and real-time wiper updates. |
Use Scenario: Field calibration of pressure, temperature, or current sensors in programmable logic controllers (PLCs) and process transmitters. IC Role / Device Role / Timing Role: DS1846E-010+ stores sensor-specific gain/offset corrections in EEPROM and adjusts analog front-end bias points via 10kΩ pots. Use Value: Supports zero/span trimming without hardware modification; retains calibration across power cycles and firmware upgrades. |
| Microprocessor Power Supervision | Telecom Line Card Voltage Monitoring |
Use Scenario: Reliable reset and early warning for ARM/Cortex-M microcontrollers in battery-backed or unregulated power systems. IC Role / Device Role / Timing Role: DS1846E-010+ monitors VCC for brownout, asserts NMI for graceful shutdown, then triggers RST/RST after tRST delay upon recovery. Use Value: Prevents corrupted flash writes and undefined MCU states; provides deterministic reset timing without external timers. |
Use Scenario: Dual-rail monitoring (e.g., +3.3V core and +12V analog) in telecom line cards where failure of either rail must trigger immediate action. IC Role / Device Role / Timing Role: DS1846E-010+ uses VCC pin for main supply and IN pin with resistor divider for secondary rail, generating separate NMI and reset signals. Use Value: Enables differentiated response - e.g., NMI initiates data save before full reset - improving system availability and fault isolation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer + supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX5477EUD+ | Single 100kΩ/256-step pot + 128B EEPROM; no voltage monitoring or reset outputs. | Only suitable for pure digital trimming; lacks MicroMonitor functions required for power supervision. | Select when only potentiometer functionality is needed and external reset/monitoring ICs are already present. |
| TPS3808G33DBVR | Dedicated supervisor IC with 3.3V reset threshold; no EEPROM, no potentiometers, no 2-wire interface. | Provides precise reset timing but cannot store calibration data or adjust analog bias points. | Select when high-accuracy reset threshold and low quiescent current are critical, and trimming is handled separately. |
Compared with MAX5477EUD+, DS1846E-010+ adds dual-voltage monitoring and reset generation; compared with TPS3808G33DBVR, it integrates nonvolatile trimming and configuration storage - making DS1846E-010+ uniquely suited for compact, self-contained analog/digital supervision nodes.
Availability
DS1846E-010+ is available at Aetrix Electronics and suitable for industrial automation, telecom infrastructure, and embedded instrumentation requiring stable component supply, long-term calibration retention, and deterministic power-fail response.
Supply support for DS1846E-010+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, automotive, and communications applications.
The DS1846E-010+ belongs to Maxim's MicroMonitor family - engineered to consolidate voltage supervision, nonvolatile trimming, and system reset into a single chip for space- and cost-sensitive embedded control systems.
FAQ
What is the function of the WP pin on the DS1846E-010+?
The WP (Write-Protect) pin on the DS1846E-010+ disables all writes to both the 248-byte user EEPROM and the three potentiometer wiper registers (F8h–FAh) when held high or left floating. It must be pulled low to permit configuration changes. This hardware-level protection prevents accidental corruption during firmware updates, noise events, or unintended I²C traffic - a critical safeguard for field-deployed systems relying on persistent calibration data stored in DS1846E-010+.
How does the DS1846E-010+ generate reset signals during power-up and power-down?
The DS1846E-010+ asserts both active-low and active-high RST outputs for ≥200ms after VCC rises above 4.15V (power-up) and holds them active until VCC falls below 4.15V (power-down). During power-down, it also generates an NMI pulse when VCC crosses the trip point, providing early warning before reset activation. These timing-critical functions are fully internal - no external capacitors or resistors are needed - ensuring repeatable DS1846E-010+ reset behavior across temperature and unit-to-unit variation.
Can the DS1846E-010+ monitor a voltage rail other than VCC?
Yes. The DS1846E-010+ includes a dedicated IN pin that connects to an external resistor divider to monitor a secondary voltage rail (e.g., +3.3V, +12V, or analog supply). The internal comparator trips when the divided voltage falls below 1.15–1.25V, asserting NMI independently of VCC status. This allows DS1846E-010+ to provide tiered supervision - e.g., NMI for auxiliary rail failure and RST for main supply collapse - enabling prioritized system responses without additional ICs.
What are the valid wiper setting ranges for each potentiometer in the DS1846E-010+?
The DS1846E-010+ has three potentiometers: Pot0 and Pot2 are 10kΩ/100-step devices addressed at EEPROM F9h and FAh, accepting values 00h–63h (0–99 decimal); Pot1 is 100kΩ/256-step at F8h, accepting 00h–FFh (0–255). Writing values beyond these ranges is safe - the MSB is ignored for 100-step pots, and only the lower 8 bits are used for Pot1. All wiper positions are stored nonvolatily and restored at power-on, ensuring DS1846E-010+ maintains calibrated analog settings across cycles.
Is the DS1846E-010+ compatible with standard I²C buses?
Yes. The DS1846E-010+ implements a standard 2-wire interface compatible with I²C protocols at both 100kHz (standard mode) and 400kHz (fast mode). Its SDA and SCL pins are open-drain with defined timing (tSU:DAT, tHD:DAT, etc.) matching I²C specifications. Addressing uses a 7-bit slave address (101000A0) with R/W bit, and ACK/NACK behavior conforms to I²C conventions - allowing direct integration with any I²C master microcontroller without protocol translation or level-shifting for 5V systems. This ensures seamless DS1846E-010+ interoperability in existing I²C-based designs.
DS1846E-010+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 3
- Number of Taps:
- 100, 256
- Resistance (Ohms):
- 10k, 100k
- Interface:
- I2C
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Selectable Address
- Tolerance:
- -
- Temperature Coefficient (Typ):
- 750ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 300
DS1846E-010+ FAQ
1.How can I place an order for DS1846E-010+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1846E-010+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1846E-010+ reliable?
The price and inventory of DS1846E-010+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1846E-010+ is usually 5 days.
3.What payment methods are accepted for DS1846E-010+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1846E-010+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1846E-010+?
DS1846E-010+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1846E-010+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1846E-010+?
For technical support, including DS1846E-010+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1846E-010+ requirements.
6.How does Aetrix verify that DS1846E-010+ is sourced from the original manufacturer or authorized distributors?
All DS1846E-010+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1846E-010+ meets industry standards.
7.What is the process for return or replacement of DS1846E-010+?
All DS1846E-010+ units undergo pre-shipment inspection (PSI). If there is an issue with DS1846E-010+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1846E-010+ part is unused and in its original packaging.
Return procedure for DS1846E-010+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1846E-010+ Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

