Analog Devices Inc./Maxim Integrated DS1867E-050+T&R
- Part No.:
- DS1867E-050+T&R
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Digital Potentiometers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DS1867E-050+T&R.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,265
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DS1867E-050+T&R from Maxim Integrated (now Analog Devices) is a dual nonvolatile digital potentiometer with EEPROM, featuring two 256-position wiper settings, 50 kΩ end-to-end resistance per potentiometer, ±0.75 LSB absolute linearity, and operation from single 5V supply. It serves as a precision programmable resistor in gain/attenuation control circuits for analog signal conditioning.
For engineers reviewing the DS1867E-050+T&R datasheet, DS1867E-050+T&R pinout, DS1867E-050+T&R application, or DS1867E-050+T&R equivalent, key selection criteria include EEPROM retention of wiper position across power cycles, 3-wire serial interface timing (≤70 ns propagation delay), stacked/cascaded configuration support, and industrial temperature range (-40°C to +85°C) compliance.
Technical Context
The DS1867E-050+T&R implements two independent 256-tap resistive dividers with EEPROM-backed wiper storage, enabling persistent setting retention without external backup power. Its 3-wire serial interface (RST/CLK/DQ) controls wiper positions and stack select bit via a 17-bit shift register, where bits 0–8 define stack select and pot-1 wiper, and bits 9–16 define pot-0 wiper.
It supports stacked configuration (series connection of both pots yielding 100 kΩ total resistance with 512 effective steps) and cascaded daisy-chain operation using COUT-to-DQ feedback with 2–10 kΩ isolation resistor. Wiper nonvolatility relies on automatic EEPROM write triggered by VCC drop below 4.5 V, requiring ≥4 ms power-down time for guaranteed storage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resistance Value | 50 kΩ per potentiometer - sets maximum analog signal attenuation/gain range in amplifier feedback networks |
| Wiper Resolution | 256 positions (8-bit) - enables 0.39% step resolution for fine analog tuning |
| Absolute Linearity | ±0.75 LSB typical - ensures ≤0.3% voltage error vs ideal divider output across full wiper range |
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5V logic and analog rails without level shifting |
| Operating Temperature | -40°C to +85°C - validated for industrial-grade embedded sensor and control systems |
| EEPROM Endurance | 25,000 write cycles - supports field calibration updates over product lifetime without wear-out risk |
| Serial Clock Max | 10 MHz - allows fast reconfiguration (<2 µs per 17-bit transaction) in real-time control loops |
Pinout & Package
DS1867E-050+T&R is packaged in a 16-pin SOIC (300-mil) surface-mount package with exposed pad not connected. Pin functions are electrically isolated between potentiometer sections and serial interface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply input | Must be stabilized 5V ±10%; powers internal logic, EEPROM, and resistor string bias |
| GND | Ground reference | Common return for all analog and digital circuitry; requires low-impedance PCB plane |
| H0, H1 | High-end terminals | Connect to fixed voltage rails; define top of each 50 kΩ resistive ladder |
| L0, L1 | Low-end terminals | Connect to ground or reference node; define bottom of each resistive ladder |
| W0, W1 | Wiper outputs | Provide variable voltage taps; wiper resistance 400–1000 Ω affects high-impedance loads |
| SOUT | Stacked output multiplexer | Delivers W0 or W1 based on stack-select bit; used only when pots are series-connected |
| RST | Serial port enable | Active-high signal initiating all 3-wire transactions; must transition low→high to start communication |
| CLK | Serial clock input | Edge-triggered timing source; data latched on rising edge with 30 ns setup/10 ns hold |
| DQ | Serial bidirectional data | Input during write; output during read via COUT feedback loop in cascade mode |
| COUT | Cascade output | Drives DQ of next device in daisy chain; 70 ns max propagation delay enables multi-device sync |
| VB | Substrate bias | Connected to GND for 5V operation; required for ±5V mode but unused in this variant |
| NC | No internal connection | Pins 2 and 15 in SOIC package - must remain unconnected per datasheet mechanical drawing |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper storage | EEPROM retains last wiper position across power cycles without battery or capacitor backup |
| Stacked configuration support | Enables 100 kΩ total resistance with 512-step resolution using internal SOUT multiplexer |
| Cascadable 3-wire interface | Single microcontroller can control up to N devices using daisy-chained COUT→DQ routing |
| Low-power operation | 250 µA typical supply current at 5V enables use in battery-powered or energy-constrained systems |
| Industrial temperature rating | Validated performance from -40°C to +85°C ensures reliability in harsh environmental deployments |
Applications
| Audio Signal Gain Control | Inverting Variable-Gain Amplifier |
|---|---|
Use Scenario: Programmable volume control in professional audio mixers where manual potentiometers are replaced by digitally tuned resistors. IC Role / Device Role / Timing Role: Dual potentiometer provides matched, synchronized gain adjustment for left/right channels via shared serial bus. Use Value: Eliminates mechanical wear and channel mismatch; 50 kΩ value matches standard op-amp feedback impedance requirements. | Use Scenario: Precision gain adjustment in test equipment amplifiers where gain must be set dynamically under microcontroller control. IC Role / Device Role / Timing Role: DS1867E-050+T&R acts as digitally programmable feedback resistor in op-amp inverting configuration (Av = –n/(255–n)). Use Value: 256-step resolution enables <0.4% gain increment granularity; EEPROM retention preserves calibrated gain after power cycle. |
| Fixed-Gain Attenuator | Temperature-Compensated Sensor Biasing |
Use Scenario: Adjustable signal attenuation in medical instrumentation front-ends to match ADC input range without clipping. IC Role / Device Role / Timing Role: One potentiometer section functions as voltage divider attenuating input signal; second section unused or reserved for future calibration. Use Value: 50 kΩ resistance minimizes loading on high-Z sensor sources; ±0.75 LSB linearity ensures accurate amplitude scaling. | Use Scenario: Compensation of thermistor or RTD sensor offset drift across temperature in industrial process controllers. IC Role / Device Role / Timing Role: DS1867E-050+T&R adjusts reference voltage or bridge excitation to counteract thermal coefficient errors. Use Value: Industrial temp range (-40°C to +85°C) and 750 ppm/°C resistor tempco ensure stable compensation over full operating envelope. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5232BRUZ10 | 2.7–5.5V supply; 10 kΩ resistance; SPI interface; 256-tap; EEPROM | Lower resistance value limits max attenuation range; SPI protocol requires different MCU driver code | Select when lower supply voltage or SPI-native host interface is required |
| MCP42050-I/P | 2.7–5.5V supply; 50 kΩ resistance; SPI interface; 256-tap; volatile RAM + optional EEPROM | Requires external EEPROM or periodic refresh; no auto-power-down wiper save | Select when cost-sensitive design accepts volatile default on power-up |
Compared with AD5232BRUZ10 and MCP42050-I/P, the DS1867E-050+T&R uniquely combines 5V-only operation, guaranteed EEPROM wiper retention on power loss, and native 3-wire serial compatibility-making it optimal for legacy 5V industrial systems requiring zero-config reinitialization.
Availability
DS1867E-050+T&R is available at Aetrix Electronics and suitable for industrial automation interfaces, analog sensor signal conditioning, programmable gain amplifiers, and embedded audio control systems requiring stable component supply and long-term obsolescence management.
Supply support for DS1867E-050+T&R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (formerly Maxim Integrated) designs high-performance analog, mixed-signal, and digital signal processing ICs for precision measurement, power management, and connectivity applications.
The DS1867E-050+T&R belongs to Maxim's legacy digital potentiometer family, engineered specifically for replacing mechanical trimmers in industrial and telecom infrastructure where nonvolatile setting retention and 5V system compatibility are critical.
FAQ
What is the resistance tolerance of the DS1867E-050+T&R?
The DS1867E-050+T&R has an end-to-end resistance tolerance of ±20% at 25°C, as specified in the Analog Devices datasheet. This tolerance applies to each 50 kΩ potentiometer section independently and is measured across H0–L0 and H1–L1 terminals. The tolerance remains stable over the full industrial temperature range (-40°C to +85°C), though actual variation may be tighter in production lots. For precision applications, users should calibrate against known references rather than rely solely on nominal resistance.
Does the DS1867E-050+T&R require external components for EEPROM write operation?
No, the DS1867E-050+T&R performs automatic EEPROM wiper storage without external components. When VCC drops below 4.5 V, the device detects the power-down condition and initiates an internal write sequence to store the current 17-bit I/O register contents into EEPROM. This occurs provided the power-down time exceeds 4 ms from 4.5 V to 3.0 V. No external capacitor, resistor, or controller action is needed-making DS1867E-050+T&R truly self-contained for nonvolatile operation.
Can the DS1867E-050+T&R operate from a ±5V supply?
No, the DS1867E-050+T&R is rated only for single 5V operation (4.5 V to 5.5 V). Although earlier DS1867 family variants supported ±5V supplies, the DS1867E-050+T&R variant is explicitly characterized and qualified for 5V-only use. Its VB pin must be tied to GND, and applying negative voltage to any pin violates Absolute Maximum Ratings. Attempting ±5V operation risks permanent damage and invalidates specifications including linearity, wiper resistance, and EEPROM endurance.
How does the stacked configuration affect resolution and total resistance in the DS1867E-050+T&R?
In stacked configuration, the DS1867E-050+T&R connects both 50 kΩ potentiometers in series, yielding 100 kΩ total end-to-end resistance while preserving 256-step resolution per section. The effective wiper resolution becomes 512 steps because the SOUT pin selects either W0 or W1 via the stack-select bit, allowing continuous traversal across both ladders. However, the step size remains RTOT/256 = 100 kΩ/256 ≈ 390 Ω per step-not 100 kΩ/512-since each potentiometer contributes its full 256 positions independently.
What is the maximum clock frequency supported by the DS1867E-050+T&R serial interface?
The DS1867E-050+T&R supports a maximum serial clock frequency of 10 MHz, as confirmed in the AC Electrical Characteristics table of the official datasheet. At this rate, a complete 17-bit transaction completes in ≤1.7 µs, enabling rapid reconfiguration in time-critical analog control loops. Timing margins require minimum CLK pulse width of 50 ns, data setup time of 30 ns, and hold time of 10 ns-all achievable with standard 5V microcontrollers. Exceeding 10 MHz risks metastability and incomplete register loading.
DS1867E-050+T&R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- Serial
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 5V
- Features:
- Cascade Pin
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 750ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 400
DS1867E-050+T&R FAQ
1.How can I place an order for DS1867E-050+T&R through Aetrix?
Please submit a Request for Quotation (RFQ) for DS1867E-050+T&R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DS1867E-050+T&R reliable?
The price and inventory of DS1867E-050+T&R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DS1867E-050+T&R is usually 5 days.
3.What payment methods are accepted for DS1867E-050+T&R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DS1867E-050+T&R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DS1867E-050+T&R?
DS1867E-050+T&R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DS1867E-050+T&R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DS1867E-050+T&R?
For technical support, including DS1867E-050+T&R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DS1867E-050+T&R requirements.
6.How does Aetrix verify that DS1867E-050+T&R is sourced from the original manufacturer or authorized distributors?
All DS1867E-050+T&R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DS1867E-050+T&R meets industry standards.
7.What is the process for return or replacement of DS1867E-050+T&R?
All DS1867E-050+T&R units undergo pre-shipment inspection (PSI). If there is an issue with DS1867E-050+T&R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DS1867E-050+T&R part is unused and in its original packaging.
Return procedure for DS1867E-050+T&R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DS1867E-050+T&R Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

